データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SH7014 データシート(PDF) 13 Page - Renesas Technology Corp

部品番号 SH7014
部品情報  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 データシート(HTML) 13 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 9Page - Renesas Technology Corp SH7014 Datasheet HTML 10Page - Renesas Technology Corp SH7014 Datasheet HTML 11Page - Renesas Technology Corp SH7014 Datasheet HTML 12Page - Renesas Technology Corp SH7014 Datasheet HTML 13Page - Renesas Technology Corp SH7014 Datasheet HTML 14Page - Renesas Technology Corp SH7014 Datasheet HTML 15Page - Renesas Technology Corp SH7014 Datasheet HTML 16Page - Renesas Technology Corp SH7014 Datasheet HTML 17Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 754 page
background image
Rev.5.00 Sep. 27, 2007 Page xiii of xxxiv
REJ09B0398-0500
Item
Page
Revision (See Manual for Details)
Description amended and notes added
Bit 4
FER
Description
0
Receiving is in progress or has ended normally*
1
[Clearing conditions]
Power-on reset or standby mode
When 0 is written to FER after reading FER = 1
1
A receive framing error occurred*
2
[Setting condition]
When at the end of an SCI receive operation the final stop bit
of the receive data is checked and its value*
2 is 0
12.2.7 Serial Status
Register (SSR)
Bit 4—Framing Error
(FER):
318
Notes:
1. The FER flag is not affected and retains their previous
values when the RE bit in SCR is cleared to 0.
2. When the stop bit length is two bits, only the first bit is
checked to see if it is a 1. The second stop bit is not
checked. When a framing error occurs, the SCI transfers
the receive data into the RDR but does not set RDRF.
Serial receiving cannot continue while FER is set to 1. In
the clock synchronous mode, serial transmitting is also
disabled. In addition, serial transmission cannot continue
in clock synchronous mode.
Description amended and notes added
Bit 3—Parity Error
(PER):
Bit 3
PER
Description
0
Receiving is in progress or has ended normally*
1
[Clearing conditions]
Power-on reset or standby mode
When 0 is written to PER after reading PER = 1
1
A receive parity error occurred*
2
[Setting condition]
PER is set to 1 if the number of 1s in receive data, including
the parity bit, does not match the even or odd parity setting of
the parity mode bit (O/
E) in the serial mode register (SMR)
Notes:
1. The PER flag is not affected and retains their previous
values when the RE bit in SCR is cleared to 0.
2. When a parity error occurs, the SCI transfers the receive
data into the RDR but does not set RDRF. Serial receiving
cannot continue while PER is set to 1. In the clock
synchronous mode, serial transmitting is also disabled. In
addition, serial transmission cannot continue in clock
synchronous mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com