データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SH7014 データシート(PDF) 14 Page - Renesas Technology Corp

部品番号 SH7014
部品情報  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RENESAS [Renesas Technology Corp]
ホームページ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 データシート(HTML) 14 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 10Page - Renesas Technology Corp SH7014 Datasheet HTML 11Page - Renesas Technology Corp SH7014 Datasheet HTML 12Page - Renesas Technology Corp SH7014 Datasheet HTML 13Page - Renesas Technology Corp SH7014 Datasheet HTML 14Page - Renesas Technology Corp SH7014 Datasheet HTML 15Page - Renesas Technology Corp SH7014 Datasheet HTML 16Page - Renesas Technology Corp SH7014 Datasheet HTML 17Page - Renesas Technology Corp SH7014 Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 754 page
background image
Rev.5.00 Sep. 27, 2007 Page xiv of xxxiv
REJ09B0398-0500
Item
Page
Revision (See Manual for Details)
12.5.7 Constraints on
DMAC Use
366
Description amended
• When using an external clock source for the synchronization
clock, update the TDR with the DMAC
, and then after
five system clocks or more elapse, input a transmit clock. If
a transmit clock is input in the first four system clocks after
the TDR is written, an error may occur (figure 12.22).
13.1.1 Features
367
Description amended
• High-speed conversion
⎯ Minimum conversion time:
2.9 µs per channel (for 28-MHz operation)
1.4
μs per channel during continuous conversion
13.4 Operation
378
Description amended
• In buffer operation, the previous conversion result is saved
in a buffer register at the end of a conversion for the
relevant channel.
• In simultaneous sampling operation, the analog input
voltages of two channels are sampled simultaneously then
converted in order.
• Software, a timer conversion start trigger (MTU) can be
selected as the conversion start condition.
13.4.7 Conversion
Start Modes
388
Description amended
In the low-power conversion mode, power is applied to the
analog circuitry simultaneous to the conversion start (ADST
set). When 200 cycles of the reference clock have elapsed,
conversion becomes possible for the analog circuit and the first
A/D conversion begins. When performing consecutive
conversions, the second and later conversions are executed in
20 cycles. Select the basic clock with the CKS bit of the
ADCSR. When the A/D conversion ends, ADST is cleared to 0
and the analog circuit power supply is automatically cut off.
Because the analog circuit is only active during the A/D
conversion operation period in this mode, current consumption
can be reduced.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com