データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDCE62002 データシート(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCE62002
部品情報  Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CDCE62002 データシート(HTML) 39 Page - Texas Instruments

Back Button CDCE62002 Datasheet HTML 35Page - Texas Instruments CDCE62002 Datasheet HTML 36Page - Texas Instruments CDCE62002 Datasheet HTML 37Page - Texas Instruments CDCE62002 Datasheet HTML 38Page - Texas Instruments CDCE62002 Datasheet HTML 39Page - Texas Instruments CDCE62002 Datasheet HTML 40Page - Texas Instruments CDCE62002 Datasheet HTML 41Page - Texas Instruments CDCE62002 Datasheet HTML 42Page - Texas Instruments CDCE62002 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 49 page
background image
APPLICATION INFORMATION AND GENERAL USAGE HINTS
Clock Generator
XTAL /
AUX _IN
Output
Divider 0
U0P
U0N
PFD/
CP
Prescaler
Feedback
Divider
Input
Divider
Smart
MUX
Output
Divider 1
U1P
U1N
External Feedback Option
Output
Divider 0
U0P
U0N
Output
Divider 1
U1P
U1N
PFD/
CP
Prescaler
Feedback
Divider
Divby 1
Divby 1
REF_IN
FB
LF
100nF
CDCE62002
www.ti.com.............................................................................................................................................................. SCAS882A – JUNE 2009 – REVISED JULY 2009
The CDCE62002 can generate 1 to 4 low noise clocks from a single crystal or crystal oscillator as follows:
Figure 32. CDCE62002 as a Clock Generator
The CDCE62002 has a limited optional external feedback path that give access to the PFD inside the device.
This option enables customers to implement complex or custom PLL designed to control the VCO inside the
CDCE62002. In addition, the External feedback allows the device to operate in a deterministic delay mode where
the reference to output delay is fixed but dependable on the routing path length from the outputs to the auxiliary
input pin. Figure 33 illustrates how the output is loopback to the Auxiliary Input in bypass mode to put the device
in fixed delay mode.
Figure 33. CDCE62002 External Feedback Example
This function is limited by the output divider divide ratio and can be implemented when one of the outputs is set
from 10.94 MHz to 40.00MHz.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Link(s): CDCE62002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com