データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

CDCE62002 データシート(PDF) 41 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCE62002
部品情報  Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CDCE62002 データシート(HTML) 41 Page - Texas Instruments

Back Button CDCE62002 Datasheet HTML 37Page - Texas Instruments CDCE62002 Datasheet HTML 38Page - Texas Instruments CDCE62002 Datasheet HTML 39Page - Texas Instruments CDCE62002 Datasheet HTML 40Page - Texas Instruments CDCE62002 Datasheet HTML 41Page - Texas Instruments CDCE62002 Datasheet HTML 42Page - Texas Instruments CDCE62002 Datasheet HTML 43Page - Texas Instruments CDCE62002 Datasheet HTML 44Page - Texas Instruments CDCE62002 Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 49 page
background image
CLOCKING ADCS WITH THE CDCE62002
jitter
10
in
total
1
SNR
20log
2
jitter
é
ù
=
ê
ú
ë
û
f
p
(4)
(
)
(
)
2
2
total
ADC
CLK
jitter
jitter
jitter
=
+
(5)
A D C
S N R
6 .0 2 N
1 .7 6
=
+
(6)
DataConverterJitterRequirements
0
10
20
30
40
50
60
70
80
90
100
110
120
130
140
1
10
100
1000
10000
InputBandwidth(MHz)
0
2
4
6
8
10
12
14
16
18
20
22
24
26
1ps
350fs
100fs
50fs
CDCE62002
www.ti.com.............................................................................................................................................................. SCAS882A – JUNE 2009 – REVISED JULY 2009
High-speed analog to digital converters incorporate high input bandwidth on both the analog port and the sample
clock port. Often the input bandwidth far exceeds the sample rate of the converter. Engineers regularly
implement receiver chains that take advantage of the characteristics of bandpass sampling. This implementation
trend often causes engineers working in communications system design to encounter the term “clock limited
performance”. Therefore, it is important to understand the impact of clock jitter on ADC performance. The
following equation shows the relationship of data converter signal to noise ratio (SNR) to total jitter:
Total jitter comprises two components: the intrinsic aperture jitter of the converter and the jitter of the sample
clock:
With respect to an ADC with N-bits of resolution, ignoring total jitter, ADC quantization error, and input noise, the
following equation shows the relationship between resolution and SNR:
Figure 35 plots Equation 4 and Equation 6 for constant values of total jitter. When used in conjunction with most
ADCs, the CDCE62002 supports a total jitter performance value of <1ps.
Figure 35. Data Converter Jitter Requirements
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Link(s): CDCE62002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com