CDCE62002 datasheet(27/49 Pages) TI

部品番号	CDCE62002

部品情報	Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

PDF	49 Pages

Scroll/Zoom	100%

メーカー	TI [Texas Instruments]

ホームページ	http://www.ti.com

Logo

27 / 49 page

FACTORY DEFAULT PROGRAMMING

XTAL

25Mhz

U0P

U0N

U1P

U1N

LVPECL

156.25Mhz

LVDS

125Mhz

25Mhz

CDCE62002

Default Programing

72A000E0

8389A061

EEPROM

25MHz

156.25MHz

125MHz

CDCE62002

www.ti.com.............................................................................................................................................................. SCAS882A – JUNE 2009 – REVISED JULY 2009

The SPI_LE signal has to be high in order for the EEPROM to load correctly into RAM

on the Rising edge of PD Pin.

The CDCE62002 is factory pre-programmed to work with 25 MHz input from the reference input or from the

auxiliary input with auto switching enabled. An internal PFD of 6.25 MHz and about 400 KHz loop bandwidth.

Output 0 is pre-programmed as an LCPECL driver to output 156.25 MHz and output 1 is pre-programmed as

LVDS driver to output 125 MHz.

Figure 20. CDCE62002 Default Factory Programming

Submit Documentation Feedback

Product Folder Link(s): CDCE62002

CDCE62002 データシート(PDF) 27 Page - Texas Instruments

CDCE62002 データシート(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

データシートダウンロード