DESCRIPTION

SERDES

CleanedClock

Data

CDCE 62002

RecoveredClock

ASICClock

ASIC

CDCE62002

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

The CDCE62002 is a high performance clock generator featuring low output jitter, a high degree of configurability

via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for

clocking data converters and high-speed digital signals, the CDCE62002 achieves jitter performance under 0.5

including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock

distribution block includes two individually programmable outputs that can be configured to provide different

combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique

(e.g., LVCMOS), the CDCE62002 supports up to four outputs. The input block includes one universal differential

inputs which support frequencies up to 500 MHz and an auxiliary single ended input that can be connected to a

CMOS level clock or configured to connect to an external AT-Cut crystal via an on board oscillator block. The

smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the

synthesizer reference via the SPI interface. In automatic mode, the input multiplexer will automatically select

between the highest priority input clock available.

Figure 1. CDCE62002 Application Example

(1)

10 kHz to 20 MHz integration bandwidth.

(2)

Frequency range depends on operational mode and output format selected.

2

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): CDCE62002