HCS12 datasheet(270/452 Pages) FREESCALE

270 / 452 page

Instruction Glossary

S12CPUV2 Reference Manual, Rev. 4.0

270

Freescale Semiconductor

Operation:

(M(SP)) ⇒ CCR; (SP) + $0001 ⇒ SP

(M(SP) : M(SP+1)) ⇒ B : A; (SP) + $0002 ⇒ SP

(M(SP) : M(SP+1)) ⇒ XH : XL; (SP) + $0004 ⇒ SP

(M(SP) : M(SP+1)) ⇒ PCH : PCL; (SP) – $0002 ⇒ SP

(M(SP) : M(SP+1)) ⇒ YH : YL; (SP) + $0004 ⇒ SP

Description:

Restores system context after interrupt service processing is completed.

The condition codes, accumulators B and A, index register X, the PC, and

index register Y are restored to a state pulled from the stack. The X mask

bit may be cleared as a result of an RTI instruction, but cannot be set if it

was cleared prior to execution of the RTI instruction.

If another interrupt is pending when RTI has finished restoring registers from

the stack, the SP is adjusted to preserve stack content, and the new vector

is fetched. This operation is functionally identical to the same operation in

the M68HC11, where registers actually are re-stacked, but is faster.

Condition codes take on the value pulled from the stack, except that the X

mask bit cannot change from 0 to 1. Software can leave the X bit set, leave

it cleared, or change it from 1 to 0, but it can be set only by a reset or by

recognition of an XIRQ interrupt.

RTI

Return from Interrupt

RTI

CCR Details:

HIN

∆⇓∆∆∆∆∆∆

Source Form

Address

Mode

Object Code

Access Detail

HCS12

M68HC12

RTI

(with interrupt pending)

INH

uUUUUPPP

uUUUUfVfPPP

uUUUUPPP

uUUUUVfPPP

HCS12 データシート(PDF) 270 Page - Freescale Semiconductor, Inc

HCS12 データシート(HTML) 270 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード