データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8572ECLPXATLD データシート(PDF) 65 Page - Freescale Semiconductor, Inc

部品番号 MPC8572ECLPXATLD
部品情報  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8572ECLPXATLD データシート(HTML) 65 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECLPXATLD Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 69Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
65
Programmable Interrupt Controller
11 Programmable Interrupt Controller
In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed
polarity), it must remain asserted for at least 3 system clocks (SYSCLK periods).
12 JTAG
This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the
MPC8572E.
Table 52 provides the JTAG AC timing specifications as defined in Figure 37 through Figure 39.
Table 52. JTAG AC Timing Specifications (Independent of SYSCLK) 1
At recommended operating conditions with OVDD of 3.3 V ± 5%.
Parameter
Symbol 2
Min
Max
Unit
Notes
JTAG external clock frequency of operation
fJTG
0
33.3
MHz
JTAG external clock cycle time
t JTG
30
ns
JTAG external clock pulse width measured at 1.4 V
tJTKHKL
15
ns
JTAG external clock rise and fall times
tJTGR & tJTGF
02
ns
6
TRST assert time
tTRST
25
ns
3
Input setup times:
Boundary-scan data
TMS, TDI
tJTDVKH
tJTIVKH
4
0
ns
4
Input hold times:
Boundary-scan data
TMS, TDI
tJTDXKH
tJTIXKH
20
25
ns
4
Valid times:
Boundary-scan data
TDO
tJTKLDV
tJTKLOV
4
4
20
25
ns
5
Output hold times:
Boundary-scan data
TDO
tJTKLDX
tJTKLOX
30
30
ns
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com