LAN9500AI datasheet(10/66 Pages) SMSC

10 / 66 page

USB 2.0 to 10/100 Ethernet Controller

Datasheet

Revision 1.1 (04-18-13)

SMSC LAN950x Family

DATASHEET

2.1.2

USB

The USB portion of the LAN950x integrates a Hi-Speed USB 2.0 device controller and USB PHY.

The USB device controller contains a USB low-level protocol interpreter which implements the USB

bus protocol, packet generation/extraction, PID/Device ID parsing, and CRC coding/decoding, with

autonomous error handling. The USB device controller is capable of operating in USB 2.0 Hi-Speed

and Full-Speed compliant modes and contains autonomous protocol handling functions such as

handling of suspend/resume/reset conditions, remote wakeup, and stall condition clearing on Setup

packets. The USB device controller also autonomously handles error conditions such as retry for CRC

and data toggle errors, and generates NYET, STALL, ACK and NACK handshake responses,

depending on the endpoint buffer status.

The LAN950x implements four USB endpoints: Control, Interrupt, Bulk-in, and Bulk-out. The Bulk-in

and Bulk-out Endpoints allow for Ethernet reception and transmission respectively. Implementation of

vendor-specific commands allows for efficient statistics gathering and access to the device’s system

control and status registers.

2.1.3

FIFO Controller

The FIFO controller uses an internal SRAM to buffer RX and TX traffic. Bulk-out packets from the USB

controller are directly stored into the TX buffer. Ethernet Frames are directly stored into the RX buffer

and become the basis for bulk-in packets.

2.1.4

Ethernet

The LAN950x integrates an IEEE 802.3 PHY for twisted pair Ethernet applications and a 10/100

Ethernet Media Access Controller (MAC).

The PHY can be configured for either 100 Mbps (100BASE-TX) or 10 Mbps (10BASE-T) Ethernet

operation in either full- or half-duplex configurations and includes auto-negotiation, auto-polarity

correction, and Auto-MDIX. Minimal external components are required for the utilization of the

Integrated PHY.

Optionally, an external PHY may be used via the MII (Media Independent Interface) port, effectively

bypassing the internal PHY. This option allows support for HomePNA and HomePlug applications.

The Ethernet MAC/PHY supports numerous power management wakeup features, including “Magic

Packet”, “Wake on LAN”, and “Link Status Change”. Eight wakeup frame filters are provided by

LAN9500A/LAN9500Ai, while LAN9500/LAN9500i support four.

2.1.5

Power Management

The LAN950x features four (Note 2.1) variations of USB suspend: SUSPEND0, SUSPEND1,

SUSPEND2, and SUSPEND3. These modes allow the application to select the ideal balance of remote

wakeup functionality and power consumption.



SUSPEND0: Supports GPIO, “Wake On LAN”, and “Magic Packet” remote wakeup events. This

suspend state reduces power by stopping the clocks of the MAC and other internal modules.



SUSPEND1: Supports GPIO and “Link Status Change” for remote wakeup events. This suspend

state consumes less power than SUSPEND0.



SUSPEND2: Supports only GPIO assertion for a remote wakeup event. This is the default suspend

mode for the device.



SUSPEND3: (Note 2.1) Supports GPIO and “Good Packet” remote wakeup event. A “Good Packet”

is a received frame passing certain filtering constraints independent of those imposed on “Wake

On LAN” and “Magic Packet” frames. This suspend state consumes power at a level similar to the

NORMAL state, however, it allows for power savings in the Host CPU.

LAN9500AI データシート(PDF) 10 Page - SMSC Corporation

LAN9500AI データシート(HTML) 10 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

データシートダウンロード