データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9500AI データシート(PDF) 16 Page - SMSC Corporation

部品番号 LAN9500AI
部品情報  USB 2.0 to 10/100 Ethernet Controller Promiscuous mode
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9500AI データシート(HTML) 16 Page - SMSC Corporation

Back Button LAN9500AI Datasheet HTML 12Page - SMSC Corporation LAN9500AI Datasheet HTML 13Page - SMSC Corporation LAN9500AI Datasheet HTML 14Page - SMSC Corporation LAN9500AI Datasheet HTML 15Page - SMSC Corporation LAN9500AI Datasheet HTML 16Page - SMSC Corporation LAN9500AI Datasheet HTML 17Page - SMSC Corporation LAN9500AI Datasheet HTML 18Page - SMSC Corporation LAN9500AI Datasheet HTML 19Page - SMSC Corporation LAN9500AI Datasheet HTML 20Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 66 page
background image
USB 2.0 to 10/100 Ethernet Controller
Datasheet
Revision 1.1 (04-18-13)
16
SMSC LAN950x Family
DATASHEET
Note 3.1
Configuration strap values are latched on power-on reset and system reset. Configuration
straps are identified by an underlined symbol name. Signals that function as configuration
straps must be augmented with an external resistor when connected to a load.
1
Transmit Data
0
(External
PHY Mode)
TXD0
O8
(PD)
In external PHY mode, this pin functions as the
transmit data 0 output to the external PHY.
General
Purpose I/O 4
(Internal PHY
Mode Only)
GPIO4
IS/O8/
OD8
(PU)
This General Purpose I/O pin is fully
programmable as either a push-pull output, an
open-drain output, or a Schmitt-triggered input.
EEPROM
Disable
Configuration
Strap
EEP_DISABLE
IS
(PD)
This strap disables the autoloading of the
EEPROM contents. The assertion of this strap
does not prevent register access to the
EEPROM.
0 = EEPROM is recognized if present.
1 = EEPROM is not recognized even if it is
present.
See Note 3.1 for more information on
configuration straps.
1
Transmit
Clock
(External
PHY Mode)
TXCLK
IS
(PU)
In external PHY mode, this pin is the transmitter
clock input from the external PHY. In internal
PHY mode, this pin is not used.
Table 3.2 EEPROM Pins
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
1
EEPROM
Data In
EEDI
IS
(PD)
This pin is driven by the EEDO output of the
external EEPROM.
1
EEPROM
Data Out
EEDO
O8
(PU)
This pin drives the EEDI input of the external
EEPROM.
Auto-MDIX
Enable
Configuration
Strap
AUTOMDIX_EN
IS
(PU)
Determines the default Auto-MDIX setting.
0 = Auto-MDIX is disabled.
1 = Auto-MDIX is enabled.
See Note 3.2 for more information on
configuration straps.
Table 3.1 MII Interface Pins (continued)
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com