データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

LAN9500AI データシート(PDF) 22 Page - SMSC Corporation

部品番号 LAN9500AI
部品情報  USB 2.0 to 10/100 Ethernet Controller Promiscuous mode
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SMSC [SMSC Corporation]
ホームページ  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9500AI データシート(HTML) 22 Page - SMSC Corporation

Back Button LAN9500AI Datasheet HTML 18Page - SMSC Corporation LAN9500AI Datasheet HTML 19Page - SMSC Corporation LAN9500AI Datasheet HTML 20Page - SMSC Corporation LAN9500AI Datasheet HTML 21Page - SMSC Corporation LAN9500AI Datasheet HTML 22Page - SMSC Corporation LAN9500AI Datasheet HTML 23Page - SMSC Corporation LAN9500AI Datasheet HTML 24Page - SMSC Corporation LAN9500AI Datasheet HTML 25Page - SMSC Corporation LAN9500AI Datasheet HTML 26Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 66 page
background image
USB 2.0 to 10/100 Ethernet Controller
Datasheet
Revision 1.1 (04-18-13)
22
SMSC LAN950x Family
DATASHEET
1
PHY Interrupt
(Internal PHY
Mode)
nPHY_INT
O8
In internal PHY mode, this pin can be configured
to output the internal PHY interrupt signal.
Note:
The internal PHY interrupt signal is
active-high.
PHY Interrupt
(External
PHY Mode)
nPHY_INT
IS
(PU)
In external PHY mode, the active-low signal on
this pin is input from the external PHY and
indicates a PHY interrupt has occurred.
4
+3.3V Analog
Power Supply
VDD33A
P
Refer to the device reference schematic for
connection information.
Note:
Pin 7 is a no-connect (NC) for
LAN9500A/LAN9500Ai, but may be
connected to VDD33A for backward
compatibility with LAN9500/LAN9500i.
1
External PHY
Bias Resistor
EXRES
AI
Used for the internal bias circuits. Connect to an
external resistor to ground.
For LAN9500A/LAN9500Ai use 12.0K, 1%.
For LAN9500/LAN9500i use 12.4K, 1%.
1
Ethernet PLL
Power Supply
VDDPLL
P
This pin must be connected to VDDCORE for
proper operation.
Refer to Chapter 4, "Power Connections," on
page 25 and the device reference schematic for
additional connection information.
Table 3.7 I/O Power Pins, Core Power Pins, and Ground Pad
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
5
+3.3V I/O
Power
VDD33IO
P
Refer to the device reference schematic for
connection information.
2
Digital Core
Power Supply
Output
VDDCORE
P
Refer to Chapter 4, "Power Connections," on
page 25 and the device reference schematic for
connection information.
Exposed
pad on
package
bottom
(Figure 3.1)
Ground
VSS
P
Common Ground
Table 3.6 Ethernet PHY Pins (continued)
NUM PINS
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com