データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MMPF0100NPEP データシート(PDF) 11 Page - Freescale Semiconductor, Inc

部品番号 MMPF0100NPEP
部品情報  Four to six buck converters, depending on configuration
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MMPF0100NPEP データシート(HTML) 11 Page - Freescale Semiconductor, Inc

Back Button MMPF0100NPEP Datasheet HTML 7Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 8Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 9Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 10Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 11Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 12Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 13Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 14Page - Freescale Semiconductor, Inc MMPF0100NPEP Datasheet HTML 15Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 137 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
11
PF0100
General Product Characteristics
Thermal Characteristics
4.2
Thermal Characteristics
4.2.1
Power Dissipation
During operation, the temperature of the die should not exceed the operating junction temperature noted in Table 4. To optimize
the thermal management and to avoid overheating, the PF0100 provides thermal protection. An internal comparator monitors the
die temperature. Interrupts THERM110I, THERM120I, THERM125I, and THERM130I will be generated when the respective
thresholds specified in Table 5 are crossed in either direction. The temperature range can be determined by reading the
THERMxxxS bits in register INTSENSE0.
In the event of excessive power dissipation, thermal protection circuitry will shut down the PF0100. This thermal protection will
act above the thermal protection threshold listed in Table 5. To avoid any unwanted power downs resulting from internal noise,
the protection is debounced for 8.0 ms. This protection should be considered as a fail-safe mechanism and therefore the system
should be configured such that this protection is not tripped under normal conditions.
Table 4. Thermal Ratings
Symbol
Description (Rating)
Min.
Max.
Unit
THERMAL RATINGS
TA
Ambient Operating Temperature Range
-40
85
C
TJ
Operating Junction Temperature Range (6)
-40
125
C
TST
Storage Temperature Range
-65
150
C
TPPRT
Peak Package Reflow Temperature (7)(8)
Note 8
C
QFN56 THERMAL RESISTANCE AND PACKAGE DISSIPATION RATINGS
RJA
Junction to Ambient (9)(10)(11)
Natural Convection
Four layer board (2s2p)
Eight layer board (2s6p)
28
15
°C/W
RJMA
Junction to Ambient (@200 ft/min)(9)(11)
Four layer board (2s2p)
22
°C/W
RJB
Junction to Board(12)
–10
°C/W
RJCBOTTOM
Junction to Case Bottom(13)
1.2
°C/W
JT
Junction to Package Top(14)
Natural Convection
2.0
°C/W
Notes
6.
Do not operate beyond 125 °C for extended periods of time. Operation above 150 °C may cause permanent damage to the IC. See
Table 5 for thermal protection features.
7.
Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may
cause a malfunction or permanent damage to the device.
8.
Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow
Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes
and enter the core ID to view all orderable parts (i.e. MC33xxxD enter 33xxx), and review parametrics.
9.
Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board)
temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
10.
The Board uses the JEDEC specifications for thermal testing (and simulation) JESD51-7 and JESD51-5.
11.
Per JEDEC JESD51-6 with the board horizontal.
12.
Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top
surface of the board near the package.
13.
Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
14.
Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per
JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com