データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8248VR データシート(PDF) 27 Page - Freescale Semiconductor, Inc

部品番号 MPC8248VR
部品情報  PowerQUICC II Family Hardware Specifications
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8248VR データシート(HTML) 27 Page - Freescale Semiconductor, Inc

Back Button MPC8248VR Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8248VR Datasheet HTML 31Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 61 page
background image
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
27
Clock Configuration Modes
7
Clock Configuration Modes
As shown in this table, the clocking mode is set according to two sources:
PCI_CFG[0]— An input signal. Also defined as “PCI_HOST_EN.” See Chapter 6, “External
Signals,” and Chapter 9, “PCI Bridge,” in the SoC reference manual.
PCI_MODCK—Bit 27 in the Hard Reset Configuration Word. See Chapter 5, “Reset,” in the SoC
reference manual.
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from
hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to
the selected clock operation mode as described in the following sections.
NOTE
Clock configurations change only after PORESET is asserted.
NOTE: Tval (Output Hold)
The minimum Tval = 2 ns when PCI_MODCK = 1, and the minimum
Tval = 1 ns when PCI_MODCK = 0. Therefore, designers should use clock
configurations that fit this condition to achieve PCI-compliant AC timing.
7.1
PCI Host Mode
These tables show configurations for PCI host mode. The frequency values listed are for the purpose of
illustration only. Users must select a mode and input bus frequency so that the resulting configuration does
not exceed the frequency rating of the user’s device. Note that in PCI host mode the input clock is the bus
clock.
Table 16. SoC Clocking Modes
Pins
Clocking Mode
PCI Clock Frequency Range (MHz)
Reference
PCI_CFG[0]1
1 PCI_HOST_EN
PCI_MODCK2
2 Determines PCI clock frequency range.
0
0
PCI host
50–66
Table 17
0
1
25–50
Table 18
1
0
PCI agent
50–66
Table 19
1
1
25–50
Table 20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com