データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AS3677 データシート(PDF) 52 Page - ams AG

部品番号 AS3677
部品情報  Triple Channel Lighting Management Unit with DCDC step/up, ALS, 2xDLS(=DBC) and RGB Driver
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMSCO [ams AG]
ホームページ  http://www.ams.com
Logo AMSCO - ams AG

AS3677 データシート(HTML) 52 Page - ams AG

Back Button AS3677 Datasheet HTML 48Page - ams AG AS3677 Datasheet HTML 49Page - ams AG AS3677 Datasheet HTML 50Page - ams AG AS3677 Datasheet HTML 51Page - ams AG AS3677 Datasheet HTML 52Page - ams AG AS3677 Datasheet HTML 53Page - ams AG AS3677 Datasheet HTML 54Page - ams AG AS3677 Datasheet HTML 55Page - ams AG AS3677 Datasheet HTML 56Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 68 page
background image
www.austriamicrosystems.com/AS3677
1v3-1
51 - 67
AS3677
Datasheet - D e ta i l e d D e s c r i p t i o n
The junction temperature (TJUNCTION) can be calculated with the following formula (ADCTEMP_CODE is the adc conver-
sion result for channel 17h selected by register adc_select = 010111):
TJUNCTION [
°C] = ADCTOFFSET - ADCTC · ADCTEMP_CODE
(EQ 1)
ADC Registers
VBAT, CPOUT, RGB1, RGB2, RGB3
0V-5V
4.88mV
VLSB=(2.5/1024)/0.4; internal
resistor divider used
CURR1, CURR2, CURR6
0V-1.0V
2.44mV
VLSB=2.5/1024
Table 88. ADC Parameters
Symbol
Parameter
Condition
Min
Typ
Max
Unit
Resolution
10
Bit
VIN
Input Voltage Range
VSUPPLY = 2.5V
VSS
see
Table
87
V
DNL
Differential Non-
Linearity
± 0.25
LSB
INL
Integral Non-Linearity
± 0.5
LSB
Vos
Input Offset Voltage
± 0.25
LSB
Rin
Input Impedance
100
M
Ω
Cin
Input Capacitance
9
pF
VSUPPLY
Power Supply Range
± 2%, internally trimmed.
2.5
V
Idd
Power Supply Current
During conversion only.
286
µA
TTOL
Temperature Sensor
Accuracy
@ 25
°C-10
+10
°C
ADCTOFFSET
ADC temperature
measurement offset
value
375
°C
ADCTC
Code temperature
coefficient
Temperature change per ADC LSB
1.293
9
°C/
Code
RatioPRESCALE
R
Ratio of Prescaler
For all low voltage current sinks, CPOUT
and VBAT
0.4
Transient Parameters (2.5V, 25 ºC)
Tc
Conversion Time
All signals are internally generated and
triggered by start_conversion
27
µs
fc
Clock Frequency
1.0
MHz
ts
Settling Time of S&H
16
µs
Table 89. ADC_MSB result
Register
Addr: 27h
ADC_MSB result
Together with Register 27h, this register contains the results (MSB) of an ADC
cycle.
Bit
Bit Name
Default Access
Description
6:0
adc_result_msb
N/A
R
ADC results register.
Table 87. ADC Input Ranges, Compliances and Resolution
Channels (Pins)
Input Range
VLSB
Note



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com