データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DAC5687IPZP データシート(PDF) 44 Page - Texas Instruments

Click here to check the latest version.
部品番号 DAC5687IPZP
部品情報  16-BIT, 500 MSPS 2?? INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

DAC5687IPZP データシート(HTML) 44 Page - Texas Instruments

Back Button DAC5687IPZP Datasheet HTML 40Page - Texas Instruments DAC5687IPZP Datasheet HTML 41Page - Texas Instruments DAC5687IPZP Datasheet HTML 42Page - Texas Instruments DAC5687IPZP Datasheet HTML 43Page - Texas Instruments DAC5687IPZP Datasheet HTML 44Page - Texas Instruments DAC5687IPZP Datasheet HTML 45Page - Texas Instruments DAC5687IPZP Datasheet HTML 46Page - Texas Instruments DAC5687IPZP Datasheet HTML 47Page - Texas Instruments DAC5687IPZP Datasheet HTML 48Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 79 page
background image
www.ti.com
IOUTB1
IOUTB2
IOUTA1
IOUTA2
16-Bit
DAC
2fDATA
2 – 16 y fDATA
fDATA
y2
16-Bit
DAC
2fDATA
y2
FIR1
Edge Triggered
Input Latches
• ••
• ••
DA[15:0]
DEMUX
B0025-02
DA[15:0]
ts(DATA)
th(DATA)
A0
B0
A1
AN
BN
B1
TXENABLE
ts(TXENABLE)
CLK1 or
PLLLOCK
T0041-01
DA[15:0]
ts(DATA)
th(DATA)
A0
B0
A1
AN
BN
B1
QFLAG
CLK1 or
PLLLOCK
T0001-01
DAC5687
SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006
Figure 49. Interleave Bus Mode Data Path
Figure 50. Interleave Bus Mode Timing Diagram Using TXENABLE
Interleaved user data on data bus DA is alternately multiplexed to internal data channels A and B. Data channels
A and B can be synchronized using either the QFLAG pin or the TXENABLE pin. When qflag in register
config_usb is 0, transitions on TXENABLE identify the interleaved data sequence. The first data after the rising
edge of TXENABLE is latched with the rising edge of CLK as channel-A data. Data is then alternately distributed
to B and A channels with successive rising edges of CLK. When qflag is 1, the QFLAG pin is used as an output
to identify the interleaved data sequence. QFLAG high identifies data as channel B (see Figure 51).
Figure 51. Interleave Bus Mode Timing Diagram Using QFLAG
44
Submit Documentation Feedback
Copyright © 2005–2006, Texas Instruments Incorporated
Product Folder Link(s): DAC5687



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com