| データシートサーチシステム |
|
DAC5687IPZP データシート(PDF) 27 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5687IPZP データシート(HTML) 27 Page - Texas Instruments |
|
27 / 79 page ![]() www.ti.com Register Name: CONFIG3—Address: 0x04, Default = 0x00 Register Name: SYNC_CNTL—Address: 0x05, Default = 0x00 Register Name: SER_DATA_0—Address: 0x06, Default = 0x00 DAC5687 SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006 BIT 7 BIT 0 sif_4pin dac_ser_data half_rate unused usb counter_mode(2:0) 0 0 0 0 0 0 0 0 sif_4pin: Four-pin serial interface mode is enabled when set, three-pin mode when cleared. dac_ser_data: When set, both DAC A and DAC B input data is replaced with fixed data loaded into the 16-bit serial interface ser_data register. half_rate: Enables half-rate input mode. Input data for the DAC A data path is input to the chip at half speed using both the DA[15:0] and DB[15:0] input pins. usb: When set, the data to DACB is inverted to generate upper-sideband output. counter_mode(2:0): Controls the internal counter that can be used as the DAC data source. Replaces digital values at DACs with a cyclic counter. {0XX = off; 100 = all 16b; 101 = 7b LSBs; 110 = 5b MIDs; 111 = 5b MSBs} BIT 7 BIT 0 sync_phstr sync_nco sync_cm sync_fifo(2:0) unused unused 0 0 0 0 0 0 0 0 sync_phstr: When set, the internal clock divider logic is initialized with a PHSTR pin low-to-high transition. sync_nco: When set, the NCO phase accumulator is cleared with a PHSTR low-to-high transition. sync_cm: When set, the coarse mixer is initialized with a PHSTR low-to-high transition. sync_fifo(2:0): Sync source selection mode for the FIFO. When a low-to-high transition is detected on the selected sync source, the FIFO input and output pointers are initialized. Table 4. Synchronization Source sync_fifo(2:0) Synchronization Source 000 TXENABLE pin 001 PHSTR pin 010 QFLAG pin 011 DB[15] 100 DA[15] first transition (one shot) 101 Software sync using SIF write 110 Sync source disabled (always off) 111 Always on BIT 7 BIT 0 dac_data(7:0) 0 0 0 0 0 0 0 0 dac_data(7:0): Lower 8 bits of DAC data input to the DACs when dac_ser_data is set. Copyright © 2005–2006, Texas Instruments Incorporated Submit Documentation Feedback 27 Product Folder Link(s): DAC5687 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |