データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

WM8960 データシート(PDF) 59 Page - Wolfson Microelectronics plc

部品番号 WM8960
部品情報  Stereo CODEC with 1W Stereo Class D Speaker Drivers and Headphone Drivers for Portable Audio Applications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8960 データシート(HTML) 59 Page - Wolfson Microelectronics plc

Back Button WM8960 Datasheet HTML 55Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 56Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 57Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 58Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 59Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 60Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 61Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 62Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 63Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 92 page
background image
Production Data
WM8960
w
PD, August 2013, Rev 4.2
59
Although the ADC and DAC can run at different sample rates, they share the same bit clock pin
BCLK.
When operating in master mode, register bits BCLKDIV[3:0] should be set to an appropriate value to
ensure that there are sufficient BCLK cycles to transfer the complete data word from the ADCs and to
the DACs.
When operating in slave mode, the host device must provide sufficient BCLK cycles to transfer
complete data words to the ADCs and DACs.
Table 41 shows the maximum word lengths supported for a given SYSCLK and BCLKDIV, assuming
that either the ADCs or DACs are running at maximum rate (i.e. ADCDIV[2:0]=000 or
DACDIV[2:0]=000).
SYSCLK
(=MCLK OR PLL OUTPUT)
(MHz)
BCLKDIV[3:0]
BCLK RATE
(MASTER MODE)
(MHz)
MAXIMUM WORD LENGTH
(AT MAXIMUM ADC OR
DAC SAMPLE RATE)
12.288
0000 (=1)
12.288
32
0001 (=1.5)
8.192
32
0010 (=2)
6.144
32
0011 (=3)
4.096
32
0100 (=4)
3.072
32
0101 (=5.5)
2.2341818
20
0110 (=6)
2.048
20
0111 (=8)
1.536
16
1000 (=11)
1.117091
8
1001 (=12)
1.024
8
1010 (=16)
0.768
8
1011 (=22)
0.558545
N/A
1100 (=24)
0.512
N/A
1101 (=32)
0.384
N/A
1110 (=32)
0.384
N/A
1111 (=32)
0.384
N/A
11.2896
0000 (=1)
11.2896
32
0001 (=1.5)
7.5264
32
0010 (=2)
5.6448
32
0011 (=3)
3.7632
32
0100 (=4)
2.8224
32
0101 (=5.5)
2.052655
20
0110 (=6)
1.8816
20
0111 (=8)
1.4112
16
1000 (=11)
1.026327
8
1001 (=12)
0.9408
8
1010 (=16)
0.7056
8
1011 (=22)
0.513164
N/A
1100 (=24)
0.4704
N/A
1101 (=32)
0.3528
N/A
1110 (=32)
0.3528
N/A
1111 (=32)
0.3528
N/A
Table 41 BCLK Divider in Master Mode
OTHER SAMPLE RATE CONTROL BITS
The ALC, de-emphasis filter and 3D stereo enhance functions all need to be configured for the
chosen sample rate when in use, as show in Table 42.
ADC_ALC_SR should be configured to match the chosen ADC sample rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com