| データシートサーチシステム |
|
WM8960 データシート(PDF) 31 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8960 データシート(HTML) 31 Page - Wolfson Microelectronics plc |
|
31 / 92 page ![]() Production Data WM8960 w PD, August 2013, Rev 4.2 31 OUTPUT SIGNAL PATH The hi-fi DACs and DAC digital filters are enabled by register bits DACL and DACR. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the WM8960, irrespective of whether the DACs are enabled or not. The WM8960 DACs receive digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions: Digital volume control with soft mute and soft un-mute Mono mix 3D stereo enhancement De-emphasis Sigma-delta modulation High performance sigma-delta 24-bit audio DAC converts the digital data into an analogue signal. The analogue outputs from the DACs can then be mixed with the analogue line inputs and the ADC analogue inputs. This mix is fed to the output drivers for headphone or speaker output. OUT3 can provide a mono mix of left and right mixers or a pseudo-ground for capless headphone drive. DIGITAL PLAYBACK (DAC) PATH Digital data is passed to the WM8960 via the flexible audio interface to the hi-fi DACs. The DACs are enabled by the DACL and DACR register bits. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R26 (1Ah) Power Management (2) 8 DACL 0 Left Channel DAC Enable 0 = DAC disabled 1 = DAC enabled 7 DACR 0 Right Channel DAC Enable 0 = DAC disabled 1 = DAC enabled Table 14 DAC Enable Control DIGITAL DAC VOLUME CONTROL The signal volume from each DAC can be controlled digitally, in the same way as the ADC volume (see Digital ADC Volume Control). The gain and attenuation range is –127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by: 0.5 (X-255) dB for 1 X 255; MUTE for X = 0 The DACVU control bit controls the loading of digital volume control data. When DACVU is set to 0, the LDACVOL or RDACVOL control data is loaded into an intermediate register, but the actual gain does not change. Both left and right gain settings are updated simultaneously when DACVU is set to 1. See "Volume Updates" for more information on volume update bits. |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |