| データシートサーチシステム |
|
WM8960 データシート(PDF) 69 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8960 データシート(HTML) 69 Page - Wolfson Microelectronics plc |
|
69 / 92 page ![]() Production Data WM8960 w PD, August 2013, Rev 4.2 69 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 6:0 ROUT1VOL[6:0] 0000000 ROUT1 Volume 1111111 = +6dB … 1dB steps down to 0110000 = -73dB 0101111 to 0000000 = Analogue MUTE Analogue Outputs R4 (04h) Clocking (1) 8:6 ADCDIV[2:0] 000 ADC Sample rate divider (Also determines ADCLRC in master mode) 000 = SYSCLK / (1.0 * 256) 001 = SYSCLK / (1.5 * 256) 010 = SYSCLK / (2 * 256) 011 = SYSCLK / (3 * 256) 100 = SYSCLK / (4 * 256) 101 = SYSCLK / (5.5 * 256) 110 = SYSCLK / (6 * 256) 111 = Reserved Clocking and Sample Rates 5:3 DACDIV[2:0] 000 DAC Sample rate divider (Also determines DACLRC in master mode) 000 = SYSCLK / (1.0 * 256) 001 = SYSCLK / (1.5 * 256) 010 = SYSCLK / (2 * 256) 011 = SYSCLK / (3 * 256) 100 = SYSCLK / (4 * 256) 101 = SYSCLK / (5.5 * 256) 110 = SYSCLK / (6 * 256) 111 = Reserved Clocking and Sample Rates 2:1 SYSCLKDIV[1:0] 00 SYSCLK Pre-divider. Clock source (MCLK or PLL output) will be divided by this value to generate SYSCLK. 00 = Divide SYSCLK by 1 01 = Reserved 10 = Divide SYSCLK by 2 11 = Reserved Clocking and Sample Rates 0 CLKSEL 0 SYSCLK Selection 0 = SYSCLK derived from MCLK 1 = SYSCLK derived from PLL output Clocking and Sample Rates R5 (05h) ADC and DAC Control (1) 8 0 Reserved 7 DACDIV2 0 DAC 6dB Attenuate Enable 0 = Disabled (0dB) 1 = -6dB Enabled Output Signal Path 6:5 ADCPOL[1:0] 00 ADC polarity control: 00 = Polarity not inverted 01 = ADC L inverted 10 = ADC R inverted 11 = ADC L and R inverted Analogue to Digital Converter 4 0 Reserved 3 DACMU 1 DAC Digital Soft Mute 1 = Mute 0 = No mute (signal active) Output Signal Path 2:1 DEEMPH[1:0] 00 De-emphasis Control 11 = 48kHz sample rate 10 = 44.1kHz sample rate 01 = 32kHz sample rate 00 = No de-emphasis Output Signal Path |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |