データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

WM8960 データシート(PDF) 69 Page - Wolfson Microelectronics plc

部品番号 WM8960
部品情報  Stereo CODEC with 1W Stereo Class D Speaker Drivers and Headphone Drivers for Portable Audio Applications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8960 データシート(HTML) 69 Page - Wolfson Microelectronics plc

Back Button WM8960 Datasheet HTML 65Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 66Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 67Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 68Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 69Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 70Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 71Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 72Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 73Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 92 page
background image
Production Data
WM8960
w
PD, August 2013, Rev 4.2
69
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
6:0
ROUT1VOL[6:0]
0000000
ROUT1 Volume
1111111 = +6dB
… 1dB steps down to
0110000 = -73dB
0101111 to 0000000 = Analogue MUTE
Analogue
Outputs
R4 (04h)
Clocking
(1)
8:6
ADCDIV[2:0]
000
ADC Sample rate divider (Also determines
ADCLRC in master mode)
000 = SYSCLK / (1.0 * 256)
001 = SYSCLK / (1.5 * 256)
010 = SYSCLK / (2 * 256)
011 = SYSCLK / (3 * 256)
100 = SYSCLK / (4 * 256)
101 = SYSCLK / (5.5 * 256)
110 = SYSCLK / (6 * 256)
111 = Reserved
Clocking and
Sample Rates
5:3
DACDIV[2:0]
000
DAC Sample rate divider (Also determines
DACLRC in master mode)
000 = SYSCLK / (1.0 * 256)
001 = SYSCLK / (1.5 * 256)
010 = SYSCLK / (2 * 256)
011 = SYSCLK / (3 * 256)
100 = SYSCLK / (4 * 256)
101 = SYSCLK / (5.5 * 256)
110 = SYSCLK / (6 * 256)
111 = Reserved
Clocking and
Sample Rates
2:1
SYSCLKDIV[1:0]
00
SYSCLK Pre-divider. Clock source (MCLK or
PLL output) will be divided by this value to
generate SYSCLK.
00 = Divide SYSCLK by 1
01 = Reserved
10 = Divide SYSCLK by 2
11 = Reserved
Clocking and
Sample Rates
0
CLKSEL
0
SYSCLK Selection
0 = SYSCLK derived from MCLK
1 = SYSCLK derived from PLL output
Clocking and
Sample Rates
R5 (05h)
ADC and
DAC
Control (1)
8
0
Reserved
7
DACDIV2
0
DAC 6dB Attenuate Enable
0 = Disabled (0dB)
1 = -6dB Enabled
Output Signal
Path
6:5
ADCPOL[1:0]
00
ADC polarity control:
00 = Polarity not inverted
01 = ADC L inverted
10 = ADC R inverted
11 = ADC L and R inverted
Analogue to
Digital Converter
4
0
Reserved
3
DACMU
1
DAC Digital Soft Mute
1 = Mute
0 = No mute (signal active)
Output Signal
Path
2:1
DEEMPH[1:0]
00
De-emphasis Control
11 = 48kHz sample rate
10 = 44.1kHz sample rate
01 = 32kHz sample rate
00 = No de-emphasis
Output Signal
Path



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com