データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

WM8960 データシート(PDF) 20 Page - Wolfson Microelectronics plc

部品番号 WM8960
部品情報  Stereo CODEC with 1W Stereo Class D Speaker Drivers and Headphone Drivers for Portable Audio Applications
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8960 データシート(HTML) 20 Page - Wolfson Microelectronics plc

Back Button WM8960 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8960 Datasheet HTML 24Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 92 page
background image
WM8960
Production Data
w
PD, August 2013, Rev 4.2
20
Figure 8 Microphone Input PGA Circuit
The input PGAs and boost mixers are enabled by the AINL and AINR register bits. The microphone
PGAs can be also be disabled independently of the boost mixer to save power, using LMIC and RMIC
register bits.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R25 (19h)
Power
Management
(1)
5
AINL
0
Left channel input PGA and boost
stage enable
0 = PGA disabled, boost disabled
1 = PGA enabled (if LMIC = 1),
boost enabled
4
AINR
0
Right channel input PGA and boost
stage enable
0 = PGA disabled, boost disabled
1 = PGA enabled (if LMIC = 1),
boost enabled
R47 (2Fh)
Power
Management
(3)
5
LMIC
0
Left channel input PGA enable
0 = PGA disabled
1 = PGA enabled (if AINL = 1)
4
RMIC
0
Right channel input PGA enable
0 = PGA disabled
1 = PGA enabled (if AINR = 1)
Table 2 Input PGA and Boost Enable Register Settings
The input PGAs can be configured as differential inputs, using LINPUT1/LINPUT2 or
LINPUT1/LINPUT3, and RINPUT1/RINPUT2 or RINPUT1/RINPUT3. The input impedance to these
non-inverting inputs is constant in this configuration. Differential configuration is controlled by LMP2,
LMP3, RMP2 and RMP3 as shown in Table 3.
When single-ended configuration is selected, the non-inverting input of the PGA is connected to
VMID.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com