データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AN2021 データシート(PDF) 27 Page - STMicroelectronics

部品番号 AN2021
部品情報  The ST10F272B and ST10F272E are members of the STMicroelectronics
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2021 データシート(HTML) 27 Page - STMicroelectronics

Back Button AN2021 Datasheet HTML 23Page - STMicroelectronics AN2021 Datasheet HTML 24Page - STMicroelectronics AN2021 Datasheet HTML 25Page - STMicroelectronics AN2021 Datasheet HTML 26Page - STMicroelectronics AN2021 Datasheet HTML 27Page - STMicroelectronics AN2021 Datasheet HTML 28Page - STMicroelectronics AN2021 Datasheet HTML 29Page - STMicroelectronics AN2021 Datasheet HTML 30Page - STMicroelectronics AN2021 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 39 page
background image
AN2021
Modified registers
27/39
Accesses to the XPeripherals are configured through three pairs of specific XBus
configuration registers, equivalent to the External Bus register BUSCONx and ADDRSELx.
Therefore, several XPeripherals are sharing the same pair, with the consequence that
accesses to a disabled XPeripherals are only redirected to external memory if all the other
XPeripherals sharing the same pair of registers are disabled.
The XPeripherals are grouped as follows:
CAN1, CAN2, XASC, XSSC, XI2C, XPWM, XRTC and XMISC: Accesses to the
00’E800h-00’EFFFh range are redirected to external memory only if all corresponding
bits are cleared
XRAM1: Accesses to the 00’E000h-00’E7FFh range are redirected to external memory
if bit XRAM1EN is cleared
XRAM2: Accesses the 09’0000h-0F’FFFFh range (default value in XADRS3 register,
refer to Section 4.1: XADRS3 register) are redirected to external memory if bit
XRAM2EN is cleared
3.1.1
Hardware impact
None.
3.1.2
Software impact
None if the ST10F269 software is not writing to the reserved bit.
4RTCEN
RTC Enable Bit
0: Accesses to the on-chip Real Time Clock are disabled, external access
performed.
1: The on-chip Real Time Clock is enabled and can be accessed.
3XRAM2EN
XRAM2 Enable Bit
0: Accesses to the on-chip XRAM2 block are disabled, external access
performed.
1: The on-chip XRAM2 is enabled and can be accessed.
2XRAM1EN
XRAM1 Enable Bit
0: Accesses to the on-chip XRAM1 block are disabled, external access
performed.
1: The on-chip XRAM1 is enabled and can be accessed.
1CAN2EN
CAN2 Enable Bit
0: Accesses to the CAN2 XPeripheral and its functions are disabled (P4.4
and P4.7 pins can be used as general purpose I/Os)
1: The CAN2 XPeripheral is enabled and can be accessed.
0CAN1EN
CAN1 Enable Bit
0: Accesses to the CAN1 XPeripheral and its functions are disabled (P4.5
and P4.6 pins can be used as general purpose I/Os)
1: The CAN1 XPeripheral is enabled and can be accessed.
Table 15.
XPERCON register description (continued)
Bit
Bit name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com