ST9 datasheet(77/146 Pages) STMICROELECTRONICS

77 / 146 page

77/146

ST9 USER GUIDE

In addition to providing output signals, the timers can generate so-called “internal events” that

can be used to synchronize other internal peripherals such as the DMA and the Analog to Dig-

ital Converter. Not all peripherals to be synchronized can be connected to just any MFT. For

each ST9 variant, the connection between each MFT and the other peripheral is unique. Refer

to the corresponding datasheet for more information.

The second block diagram represents the counter, the capture and compare registers, the re-

load logic and the associated configuration and status registers. The interrupt and DMA blocks

are not represented.

Figure 35

. MFT Simplified Block Diagram

In the above diagrams, the interrupt and DMA logic are not represented. They obey the gen-

eral interrupt and DMA rules described earlier, and are controlled by three registers.

The Interrupt Vector Register controls the location of the interrupt vectors in program memory.

They must be located at addresses that are multiples of 8.

VR02111J

2 bits of

FLAGR

(result:)

6 bits of

TMR

1 bit of TCR

1 bit of CICR

Compare 1 Register

Compare 0 Register

Compare Logic

16-bit Counter

with Comparator

Capture/Load Register 0

Capture/Load Register 1

Load/Capture/Monitor

Logic

Counter

Enable

1 bit of TCR

(OVF/UNF)

(result:)

2 bits of

FLAGR

Clock

U/D

Clear

ST9 データシート(PDF) 77 Page - STMicroelectronics

ST9 データシート(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード