データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AR0130CSSC00SPBA0-DR データシート(PDF) 7 Page - ON Semiconductor

部品番号 AR0130CSSC00SPBA0-DR
部品情報  CMOS Digital Image Sensor
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0130CSSC00SPBA0-DR データシート(HTML) 7 Page - ON Semiconductor

Back Button AR0130CSSC00SPBA0-DR Datasheet HTML 3Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 4Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 5Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 6Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 7Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 8Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 9Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 10Page - ON Semiconductor AR0130CSSC00SPBA0-DR Datasheet HTML 11Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
AR0130 DS Rev. L Pub. 6/15 EN
7
©Semiconductor Components Industries, LLC, 2015.
AR0130: 1/3-Inch CMOS Digital Image Sensor
Functional Overview
provides further data path corrections and applies digital gain). The pixel data are
output at a rate of up to 74.25 Mp/s, in parallel to frame and line synchronization
signals.
Figure 2:
Typical Configuration: Parallel Pixel Data Interface
Notes:
1. All power supplies must be adequately decoupled.
2. ON Semiconductor recommends a resistor value of 1.5k, but a greater value may be used for
slower two-wire speed.
3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.
4. ON Semiconductor recommends that VDD_SLVS pad (only available in bare die) is left unconnected.
5. ON Semiconductor recommends that 0.1μF and 10μF decoupling capacitors for each power supply
are mounted as close as possible to the pad. Actual values and results may vary depending on lay-
out and design considerations. Check the AR0130 demo headboard schematics for circuit recom-
mendations.
6. ON Semiconductor recommends that analog power planes are placed in a manner such that cou-
pling with the digital power planes is minimized.
7. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
VDD
Master clock
(6–50 MHz)
SDATA
SCLK
Reserved
FRAME_VALID
DOUT [11:0]
EXTCLK
DGND
Digital
ground
Analog
ground
Digital
core
power1
To
controller
From
Controller
LINE_VALID
PIXCLK
RESET_BAR
VDD_IO
Digital
I/O
power1
VAA
VAA_PIX
Analog
power1
VDD_PLL
PLL
power1
Analog
power1
VAA_PIX
VDD_IO
VDD_PLL
VDD
VAA
TRIGGER
OE_BAR
STANDBY
AGND
SADDR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com