データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STCOM10 データシート(PDF) 11 Page - STMicroelectronics

部品番号 STCOM10
部品情報  Powerline communication and application system-on-chip
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STCOM10 データシート(HTML) 11 Page - STMicroelectronics

Back Button STCOM10 Datasheet HTML 7Page - STMicroelectronics STCOM10 Datasheet HTML 8Page - STMicroelectronics STCOM10 Datasheet HTML 9Page - STMicroelectronics STCOM10 Datasheet HTML 10Page - STMicroelectronics STCOM10 Datasheet HTML 11Page - STMicroelectronics STCOM10 Datasheet HTML 12Page - STMicroelectronics STCOM10 Datasheet HTML 13Page - STMicroelectronics STCOM10 Datasheet HTML 14Page - STMicroelectronics STCOM10 Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 58 page
background image
DocID028515 Rev 1
11/58
STCOM
Description
58
1.3.2
Floating point unit (FPU)
The FPU fully supports single precision add, subtract, multiply, divide, multiply and
accumulate, and square root operations. It also provides conversions between the fixed
point and floating point data formats, and floating point constant instructions.
The FPU provides floating point operations that are compliant with the NSI/IEEE Std 754-
2008 A, IEEE Standard for Binary Floating-point Arithmetic©, referred to as the IEEE 754
Standard.
The FPU contains 32 single precision extension registers, which can also be accessible as
16 double word registers for load, store, and move operations.
1.3.3
Nested vectored interrupt controller (NVIC)
The STCOM embeds a NVIC able to handle 80 maskable interrupts. The software priority
level is configurable in the range of 0 - 31 for each interrupt. A higher level corresponds to
a lower priority, so the level 0 is the highest interrupt priority. In case two or more interrupt
lines share the same software priority level, the hardware priority level, which is described in
Table 2, is used.
Table 1. Cortex™-M4F core configuration
Component
Presence
Comment
JTAG
Yes
Full-featured debug access port (DAP), SWJ-DP and AHB access port
ETM
Yes
Embedded Trace Macrocell present
ITM
Yes
Instrumentation Trace Macrocell
TPIU
Yes
Trace port unit interface present
FPB
Yes
Flash patch breakpoint
DWT
Yes
Data watchpoint and trace
DEBUG level
N/A
Full debug with data matching for watchpoint generation
IRQ
N/A
80 IRQ source
Priority level
N/A
Set to 5:32 levels
MPU
Yes
Memory protection unit present. 8 regions implemented
FPU
Yes
Floating point unit present (single precision)
BB
Yes
Bit banding region present
RESET_ALL_REGS
Yes
Reset all synchronous state
CLKGATE
Yes
Possibility to minimize dynamic power dissipation by clock gating
WIC
Yes
10 lines: NMI, WWDG, RTC, GPIOs, IPC, DMA, GPT0, SPI0 and USART0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com