データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STSPIN32F0 データシート(PDF) 25 Page - STMicroelectronics

部品番号 STSPIN32F0
部品情報  Three-phase gate drivers
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STSPIN32F0 データシート(HTML) 25 Page - STMicroelectronics

Back Button STSPIN32F0 Datasheet HTML 21Page - STMicroelectronics STSPIN32F0 Datasheet HTML 22Page - STMicroelectronics STSPIN32F0 Datasheet HTML 23Page - STMicroelectronics STSPIN32F0 Datasheet HTML 24Page - STMicroelectronics STSPIN32F0 Datasheet HTML 25Page - STMicroelectronics STSPIN32F0 Datasheet HTML 26Page - STMicroelectronics STSPIN32F0 Datasheet HTML 27Page - STMicroelectronics STSPIN32F0 Datasheet HTML 28Page - STMicroelectronics STSPIN32F0 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 40 page
background image
DocID029806 Rev 2
25/40
STSPIN32F0
Device description
40
6.6
Microcontroller unit
The integrated MCU is the STM32F031C6 with following main characteristics:
Core: ARM® 32-bit Cortex
-M0 CPU, frequency up to 48 MHz
Memories: 4kB of SRAM, 32 kB of Flash memory
CRC calculation unit
Up to 16 fast I/Os
Advanced-control timer dedicated for PWM generation
Up to 5 general purpose timers
12-bit ADC (up to 9 channels)
Communication interfaces: I2C, USART, SPI
Serial wire debug (SWD)
Extended temperature range: -40 to 125 °C
For more details refer to the STM32F031C6 datasheet on www.st.com
6.6.1
Memories and boot mode
The device has the following features:
4 Kbytes of the embedded SRAM accessed (read/write) at CPU clock speed with 0
wait states and featuring embedded parity checking with an exception generation for
fail-critical applications.
The non-volatile memory is divided into two arrays:
32 Kbytes of the embedded Flash memory for programs and data
Option bytes
The option bytes are used to write-protect the memory (with 4 KB granularity) and/or
readout-protect the whole memory with the following options:
Level 0: no readout protection
Level 1: memory readout protection, the Flash memory cannot be read from or
written to if either debug features are connected or the boot in the RAM is selected
Level 2: chip readout protection, debug features (Cortex-M0 serial wire) and the
boot in the RAM selection disabled.
At the startup the boot is made from the main Flash memory due to the BOOT0 MCU input
internally connected to ground (see Table 7 on page 15). The main Flash memory is aliased
in the boot memory space (0x00000000), but still accessible from its original memory space
(0x08000000). In other words, the Flash memory contents can be accessed starting from
the address 0x00000000 or 0x08000000.
The embedded boot loader is located in the system memory, programmed by ST during
production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com