データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

ST7DALIF2 データシート(PDF) 55 Page - STMicroelectronics

部品番号 ST7DALIF2
部品情報  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 データシート(HTML) 55 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 51Page - STMicroelectronics ST7DALIF2 Datasheet HTML 52Page - STMicroelectronics ST7DALIF2 Datasheet HTML 53Page - STMicroelectronics ST7DALIF2 Datasheet HTML 54Page - STMicroelectronics ST7DALIF2 Datasheet HTML 55Page - STMicroelectronics ST7DALIF2 Datasheet HTML 56Page - STMicroelectronics ST7DALIF2 Datasheet HTML 57Page - STMicroelectronics ST7DALIF2 Datasheet HTML 58Page - STMicroelectronics ST7DALIF2 Datasheet HTML 59Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 171 page
background image
ST7DALIF2
Power saving modes
55/171
Note:
As soon as Active-halt is enabled, executing a HALT instruction while the Watchdog is active
does not generate a RESET.
This means that the device cannot spend more than a defined delay in this power saving
mode.
Figure 25.
Active-halt timing overview
Figure 26.
Active-halt mode flowchart
Notes:
1.
1. This delay occurs only if the MCU exits Active-halt mode by means of a RESET.
2.
Peripherals clocked with an external clock source can still be active.
3.
Only the RTC1 interrupt and some specific interrupts can exit the MCU from Active-halt mode. Refer to
Table 15: Interrupt mapping on page 47 for more details.
4.
Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set
during the interrupt routine and cleared when the CC register is popped.
HALT
RUN
RUN
256 OR 4096 CPU
CYCLE DELAY 1)
RESET
OR
INTERRUPT
HALT
INSTRUCTION
FETCH
VECTOR
ACTIVE
[Active-halt enabled]
HALT INSTRUCTION
RESET
INTERRUPT 3)
Y
N
N
Y
CPU
OSCILLATOR
PERIPHERALS 2)
IBIT
ON
OFF
0
OFF
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CPU
OSCILLATOR
PERIPHERALS 2)
IBIT
ON
OFF
X 4)
ON
CPU
OSCILLATOR
PERIPHERALS
IBIT
ON
ON
X 4)
ON
256 OR 4096 CPU CLOCK
DELAY
(Active-halt enabled)
(AWUCSR.AWUEN=0)
CYCLE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com