データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM32L063C8 データシート(PDF) 103 Page - STMicroelectronics

部品番号 STM32L063C8
部品情報  Ultra-low-power platform
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L063C8 データシート(HTML) 103 Page - STMicroelectronics

Back Button STM32L063C8 Datasheet HTML 99Page - STMicroelectronics STM32L063C8 Datasheet HTML 100Page - STMicroelectronics STM32L063C8 Datasheet HTML 101Page - STMicroelectronics STM32L063C8 Datasheet HTML 102Page - STMicroelectronics STM32L063C8 Datasheet HTML 103Page - STMicroelectronics STM32L063C8 Datasheet HTML 104Page - STMicroelectronics STM32L063C8 Datasheet HTML 105Page - STMicroelectronics STM32L063C8 Datasheet HTML 106Page - STMicroelectronics STM32L063C8 Datasheet HTML 107Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 121 page
background image
DocID025660 Rev 6
103/121
STM32L063x8
Electrical characteristics
107
I2S characteristics
Note:
Refer to the I2S section of the product reference manual for more details about the sampling
frequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral
behavior, source clock precision might slightly change them. DCK depends mainly on the
ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of
(I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.
Table 76. I2S characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
I2S Main clock output
-
256 x 8K
256xFs (2)
MHz
fCK
I2S clock frequency
Master data: 32 bits
-
64xFs
MHz
Slave data: 32 bits
-
64xFs
DCK
I2S clock frequency duty
cycle
Slave receiver
30
70
%
tv(WS)
WS valid time
Master mode
-
15
ns
th(WS)
WS hold time
Master mode
11
-
tsu(WS)
WS setup time
Slave mode
6
-
th(WS)
WS hold time
Slave mode
2
-
tsu(SD_MR)
Data input setup time
Master receiver
0
-
tsu(SD_SR)
Slave receiver
6.5
-
th(SD_MR)
Data input hold time
Master receiver
18
-
th(SD_SR)
Slave receiver
15.5
-
tv(SD_ST)
Data output valid time
Slave transmitter (after enable edge)
-
77
tv(SD_MT)
Master transmitter (after enable edge)
-
8
th(SD_ST)
Data output hold time
Slave transmitter (after enable edge)
18
-
th(SD_MT)
Master transmitter (after enable edge)
1.5
-
1. Guaranteed by characterization results.
2. 256xFs maximum value is equal to the maximum clock frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com