STM32L431 datasheet(35/200 Pages) STMICROELECTRONICS

35 / 200 page

DocID028800 Rev 1

35/200

STM32L431xx

Functional overview

•

Dual DAC channel independent or simultaneous conversions

•

DMA capability for each channel

•

External triggers for conversion

•

Sample and hold low-power mode, with internal or external capacitor

The DAC channels are triggered through the timer update outputs that are also connected

to different DMA channels.

3.17

Voltage reference buffer (VREFBUF)

The STM32L431xx devices embed an voltage reference buffer which can be used as

voltage reference for ADCs, DACs and also as voltage reference for external components

through the VREF+ pin.

The internal voltage reference buffer supports two voltages:

•

2.048 V

•

2.5 V

An external voltage reference can be provided through the VREF+ pin when the internal

voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the

internal voltage reference buffer is not available.

Figure 4. Voltage reference buffer

3.18

Comparators (COMP)

The STM32L431xx devices embed two rail-to-rail comparators with programmable

reference voltage (internal or external), hysteresis and speed (low speed for low-power) and

with selectable output polarity.

The reference voltage can be one of the following:

•

External I/O

•

DAC output channels

•

Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers

and can be also combined into a window comparator.

STM32L431 データシート(PDF) 35 Page - STMicroelectronics

STM32L431 データシート(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード