AD9268-80EBZ datasheet(41/45 Pages) AD

部品番号	AD9268-80EBZ

部品情報	1.8 V Dual Analog-to-Digital Converter (ADC)

PDF	45 Pages

Scroll/Zoom	100%

メーカー	AD [Analog Devices]

ホームページ	http://www.analog.com

Logo

41 / 45 page

AD9268

Rev. A | Page 40 of 44

MEMORY MAP REGISTER DESCRIPTIONS

For additional information about functions controlled in

Interfacing to High Speed ADCs via SPI.

Sync Control (Register 0x100)

Bits[7:3]—Reserved

Bit 2—Clock Divider Next Sync Only

If the master sync enable bit (Address 0x100, Bit 0) and the clock

divider sync enable bit (Address 0x100, Bit 1) are high, Bit 2 allows

the clock divider to sync to the first sync pulse it receives and to

ignore the rest. The clock divider sync enable bit (Address 0x100,

Bit 1) resets after it syncs.

Bit 1—Clock Divider Sync Enable

Bit 1 gates the sync pulse to the clock divider. The sync signal is

enabled when Bit 1 is high and Bit 0 is high. This is continuous

sync mode.

Bit 0—Master Sync Enable

Bit 0 must be high to enable any of the sync functions. If the

sync capability is not used this bit should remain low to

conserve power.

AD9268-80EBZ データシート(PDF) 41 Page - Analog Devices