データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STM8S データシート(PDF) 136 Page - STMicroelectronics

部品番号 STM8S
部品情報  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S データシート(HTML) 136 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 132Page - STMicroelectronics STM8S Datasheet HTML 133Page - STMicroelectronics STM8S Datasheet HTML 134Page - STMicroelectronics STM8S Datasheet HTML 135Page - STMicroelectronics STM8S Datasheet HTML 136Page - STMicroelectronics STM8S Datasheet HTML 137Page - STMicroelectronics STM8S Datasheet HTML 138Page - STMicroelectronics STM8S Datasheet HTML 139Page - STMicroelectronics STM8S Datasheet HTML 140Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 467 page
background image
Timer overview
RM0016
136/467
DocID14587 Rev 14
16.2
Glossary of timer signal names
Table 35. Glossary of internal timer signals
Internal signal name
Description
Related figures
BI
Break interrupt
Figure 31: TIM1 general block diagram on
page 140
CCiI: CC1I, CC2I, CC3I, CC4I
Capture/compare
interrupt
CK_CNT
Counter clock
Figure 35: Counter update when ARPE =
0 (ARR not preloaded) with prescaler = 2
on page 144
CK_PSC
Prescaler clock
CNT_EN
Counter enable
CNT_INIT
Counter initialize
Figure 45: TI2 external clock connection
example on page 152
ETR
External trigger from
TIMx_ETR pin
Figure 47: External trigger input block
diagram on page 154
ETRF
External trigger filtered
ETRP
External trigger
prescaled
fMASTER
Timer peripheral clock
from clock controller
(CLK)
Figure 20: Clock tree and Figure 12:
Clock structure on page 61
ICi : IC1, IC2
Input capture
Figure 64: Input stage of TIM 1 channel 1
on page 168
ICiPS: IC1PS, IC2PS
Input capture prescaled
MATCH1
Compare match
Figure 54: Trigger/master mode selection
blocks on page 161 and Section 17.7.2:
Control register 2 (TIM1_CR2) on
page 190
OCi: OC1, OC2
Timer output channel
Figure 68: Detailed output stage of
channel with complementary output
(channel 1) on page 172
OCiREF: OC1REF, OC2REF
Output compare
reference signal
TGI
Trigger interrupt
Figure 43: Clock/trigger controller block
diagram on page 151
TIi : TI1, TI2
Timer input
Figure 64: Input stage of TIM 1 channel 1
on page 168
TIiF: TI1F, TI2F
Timer input filtered
TI1_ED
Timer input edge
detector
TIiFPn: TI1FP1, TI1FP2,
TI2FP1, TI2FP2, TI3FP3,
TI3FP4, TI4FP3, TI4FP4
Timer input filtered
prescaled
TRC
Trigger capture
TRGI
Trigger input to
clock/trigger/slave
mode controller
Figure 44: Control circuit in normal mode,
fCK_PSC = fMASTER on page 152



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com