データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SPSB0813 データシート(PDF) 46 Page - STMicroelectronics

部品番号 SPSB0813
部品情報  Automotive power management IC with LIN and CAN-FD
PDF  135 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPSB0813 データシート(HTML) 46 Page - STMicroelectronics

Back Button SPSB0813 Datasheet HTML 42Page - STMicroelectronics SPSB0813 Datasheet HTML 43Page - STMicroelectronics SPSB0813 Datasheet HTML 44Page - STMicroelectronics SPSB0813 Datasheet HTML 45Page - STMicroelectronics SPSB0813 Datasheet HTML 46Page - STMicroelectronics SPSB0813 Datasheet HTML 47Page - STMicroelectronics SPSB0813 Datasheet HTML 48Page - STMicroelectronics SPSB0813 Datasheet HTML 49Page - STMicroelectronics SPSB0813 Datasheet HTML 50Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 135 page
background image
The RSTB bit is cleared after a read & clear of all the specific bits in the status registers, which caused the reset
event.
SPI error (SPIE)
The SPIE is a logical OR combination of errors related to a wrong SPI communication.
Physical layer error (PLE)
The PLE is a logical OR combination of errors related to the LIN and CAN FD transceivers.
Functional error (FE)
The FE is a logical OR combination of errors coming from functional blocks (for example, high-side over current).
Device error (DE)
The DE is a logical OR combination of errors related to device specific blocks (for example, VS over voltage, over
temperature.
Global warning (GW)
The GW is a logical OR combination of warning flags (for example, thermal warning).
Fail-safe (FS)
The FS bit indicates that the device was forced into a safe state due to mistreatment or fundamental internal
errors (for example, watchdog failure, voltage regulator failure).
4.2.2.7
Data-out payload
The payload (data bytes 1 to 3) is the data transferred from the slave device with every SPI communication to
the master device. The Payload always follows the OpCode and the address bits of the actual shifted in data
(In-frame-Response).
4.3
Address definition
Table 15. Device application access
Operating code
OC1
OC0
0
0
0
1
1
0
Table 16. RAM address range
RAM address
Description
Access
3FH
Configuration register
R/W
38H
Status register 8
R/C
32H
Status register 2
R/C
31H
Status register 1
R/C
22H
Control register 34
R/W
18H
Control register 24
R/W
02H
Control register 2
R/W
01H
Control register 1
R/W
00H
reserved
SPSB081
Address definition
DS14048 - Rev 1
page 46/135



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com