 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
L9945 データシート(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9945 データシート(HTML) 11 Page - STMicroelectronics |
|
|
11 / 151 page  Pin # Pin Name Pin type PU/PD Active State HBM ESD (1) Description 49 DRN4 A I NA NA 4 kV FET drain on channel 4 50 GNSP4 A O NA NA 4 kV NFET gate / PFET source on channel 4 51 SNGP4 A O NA NA 4 kV NFET source / PFET gate on channel 4 32 DRN5 A I NA NA 4 kV FET drain on channel 5 31 GNSP5 A O NA NA 4 kV NFET gate / PFET source on channel 5 30 SNGP5 A O NA NA 4 kV NFET source / PFET gate on channel 5 29 BATT56 P I NA NA 4 kV Battery for channels 5 and 6 25 PGND56 G I NA NA 4 kV Power ground for channels 5 and 6 26 DRN6 A I NA NA 4 kV FET drain on channel 6 27 GNSP6 A O NA NA 4 kV NFET gate / PFET source on channel 6 28 SNGP6 A O NA NA 4 kV NFET source / PFET gate on channel 6 23 DRN7 A I NA NA 4 kV FET drain on channel 7 22 GNSP7 A O NA NA 4 kV NFET gate / PFET source on channel 7 21 SNGP7 A O NA NA 4 kV NFET source / PFET gate on channel 7 20 BATT78 P I NA NA 4 kV Battery for channels 7 and 8 24 PGND78 G I NA NA 4 kV Power ground for channels 7 and 8 17 DRN8 A I NA NA 4 kV FET drain on channel 8 18 GNSP8 A O NA NA 4 kV NFET gate / PFET source on channel 8 19 SNGP8 A O NA NA 4 kV NFET source / PFET gate on channel 8 SPI block (used for communication with external microcontroller) 15 SCK D I PU NA 2 kV SPI clock 14 SDI D I PU NA 2 kV SPI data in 10 SDO D O NA NA 2 kV SPI data out. An external pull-down resistor in the [10k - 47k] range must be mounted vs GNDIO. 13 NCS D I PU L 2 kV SPI chip select 9 VIO P NA NA NA 2 kV Supply voltage for SDO. Must be connected to the same power supply as the SPI of the master device (usually the external microcontroller) 11 GNDIO G NA NA NA 2 kV Ground for SPI. Must be shorted to GNDCP Reset / Disable 12 NRES D I PU L 2 kV Reset input. Must be connected to ECU reset 16 DIS D I PU H 2 kV Disable input. Must be connected to the external microcontroller to allow the disabling of the outputs 1-6. 45 NDIS D I/O PD L 2 kV Negated disable input/output. Can be used as a negated disable input. Can also be used as output to generate an interrupt in the external microcontroller whenever the NDIS node is pulled down (internal disable event) 47 EN6 D I PD H 2 kV Output 6 Enable. Can be used to enable output driver for safety relevant load control. Charge Pump 38 VGBHI P NA NA NA 2 kV Charge pump output (battery + 12 V). Connected to VPS pin through a “tank” capacitor 43 CH1 A I/O NA NA 2 kV 1st node for flying capacitor 1 40 CH2 A I/O NA NA 2 kV 2nd node for flying capacitor 1 L9945 Pin names and functions DS12275 - Rev 8 page 11/151 |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
