LSM6DSO32 datasheet(49/153 Pages) STMICROELECTRONICS

49 / 153 page

DocID032891 Rev 1

49/153

LSM6DSO32

Functionality

153

6.5

FIFO

The presence of a FIFO allows consistent power saving for the system since the host

processor does not need continuously poll data from the sensor, but It can wake up only

when needed and burst the significant data out from the FIFO.

The LSM6DSO32 embeds 3 kbytes of data in FIFO (up to 9 kbytes with the compression

feature enabled) to store the following data:



Gyroscope



Accelerometer



External sensors (up to 4)



Step counter



Timestamp



Temperature

Writing data in the FIFO can be configured to be triggered by the:



Accelerometer / gyroscope data-ready signal



Sensor hub data-ready signal



Step detection signal

The applications have maximum flexibility in choosing the rate of batching for physical

sensors with FIFO-dedicated configurations: accelerometer, gyroscope and temperature

sensor batching rates can be selected by the user. External sensor writing in FIFO can be

triggered by the accelerometer data-ready signal or by an external sensor interrupt. The

step counter can be stored in FIFO with associated timestamp each time a step is detected.

It is possible to select decimation for timestamp batching in FIFO with a factor of 1, 8, or 32.

The reconstruction of a FIFO stream is a simple task thanks to the FIFO_DATA_OUT_TAG

byte that allows recognizing the meaning of a word in FIFO.

FIFO allows correct reconstruction of the timestamp information for each sensor stored in

FIFO. If a change in the ODR or BDR (Batching Data Rate) configuration is performed, the

application can correctly reconstruct the timestamp and know exactly when the change was

applied without disabling FIFO batching. FIFO stores information of the new configuration

and timestamp in which the change was applied in the device.

Finally, FIFO embeds a compression algorithm that the user can enable in order to have up

to 9 kbyte data stored in FIFO and take advantage of interface communication length for

FIFO flushing and communication power consumption.

The programmable FIFO watermark threshold can be set in FIFO_CTRL1 (07h) and

FIFO_CTRL2 (08h) using the WTM[8:0] bits. To monitor the FIFO status, dedicated

registers (FIFO_STATUS1 (3Ah), FIFO_STATUS2 (3Bh)) can be read to detect FIFO

overrun events, FIFO full status, FIFO empty status, FIFO watermark status and the number

of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and

INT2 pins of these status events, the configuration can be set in INT1_CTRL (0Dh) and

INT2_CTRL (0Eh).

LSM6DSO32 データシート(PDF) 49 Page - STMicroelectronics

LSM6DSO32 データシート(HTML) 49 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード