| データシートサーチシステム |
|
ST7LUS5 データシート(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LUS5 データシート(HTML) 49 Page - STMicroelectronics |
|
49 / 124 page ![]() ST7LUS5, ST7LU05, ST7LU09 Power saving modes 49/124 The compatibility of Watchdog operation with Halt mode is configured by the “WDGHALT” option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 14.1 on page 114 for more details). Figure 21. HALT timing overview 1. A reset pulse of at least 42µs must be applied when exiting from Halt mode. HALT RUN RUN 64 CPU CYCLE DELAY RESET(1) OR INTERRUPT HALT INSTRUCTION FETCH VECTOR [Active Halt disabled] |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |