データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7LUS5 データシート(PDF) 43 Page - STMicroelectronics

部品番号 ST7LUS5
部品情報  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 データシート(HTML) 43 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 39Page - STMicroelectronics ST7LUS5 Datasheet HTML 40Page - STMicroelectronics ST7LUS5 Datasheet HTML 41Page - STMicroelectronics ST7LUS5 Datasheet HTML 42Page - STMicroelectronics ST7LUS5 Datasheet HTML 43Page - STMicroelectronics ST7LUS5 Datasheet HTML 44Page - STMicroelectronics ST7LUS5 Datasheet HTML 45Page - STMicroelectronics ST7LUS5 Datasheet HTML 46Page - STMicroelectronics ST7LUS5 Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
Interrupts
43/124
7.4.2
SI register description
System integrity (SI) control/status register (SICSR)
Application notes
The LVDRF flag is not cleared when another RESET type occurs (external or watchdog), the
LVDRF flag remains set to keep trace of the original failure. In this case, a watchdog reset
can be detected by software while an external reset can not.
SICSR
Reset value: 0000 0x00 (0xh)
7
654
32
10
Reserved
CR[1:0]
Reserved
LVDRF
Reserved
-
R/W
-
R/W
-
Table 19.
SICSR register description
Bit
Name
Function
7
-
Reserved, must be kept cleared.
6:5 CR[1:0]
RC Oscillator Frequency Adjustment bits
These bits, as well as CR[9:2] bits in the RCCR register must be written
immediately after reset to adjust the RC oscillator frequency and to obtain the
required accuracy. Refer to Section 6.1 on page 27.
4:3
-
Reserved, must be kept cleared
2
LVDRF
LVD reset flag
This bit indicates that the last Reset was generated by the LVD block. It is set by
hardware (LVD reset) and cleared when read. See WDGRF flag description in
Section 10.1 for more details. When the LVD is disabled by option byte, the LVDRF
bit value is undefined.
Note: If the selected clock source is one of the two internal ones, and if VDD
remains below the selected LVD threshold during less than TAWU (33µs typ.), the
LVDRF flag cannot be set even if the device is reset by the LVD.
If the selected clock source is the external clock (CLKIN), the flag is never set if the
reset occurs during Halt mode. In Run mode the flag is set only if fCLKIN is greater
than 10 MHz.
1:0
-
Reserved, must be kept cleared
Table 20.
System integrity register map and reset values
Address
(Hex.)
Register
Label
76543
210
003Ah
SICSR
Reset value
01100
LVDRF
x
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com