ST7LUS5 datasheet(93/124 Pages) STMICROELECTRONICS

93 / 124 page

ST7LUS5, ST7LU05, ST7LU09

Electrical characteristics

93/124

Figure 37.

fCLKIN maximum operating frequency versus VDD supply voltage

Table 65.

Operating conditions with low voltage detector (LVD)(1)

TA = -40 to 125°C unless otherwise specified.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIT+(LVD)

Reset release threshold (VDD rise)

High threshold

3.50

4.00

4.50

VIT-(LVD)

Reset generation threshold (VDD fall)

3.30

3.80

4.40

Vhys

LVD voltage threshold hysteresis

VIT+(LVD)-VIT-(LVD)

150

VtPOR

VDD rise time rate

(2)(3)

Not tested in production. The VDD rise time rate condition is needed to ensure a correct device power-on

and LVD reset release. When the VDD slope is outside these values, the LVD may not release properly the

reset of the MCU.

Use of LVD with capacitive power supply: With this type of power supply, if power cuts occur in the

application, it is recommended to pull VDD down to 0V to ensure optimum restart conditions. Refer to circuit

example in Figure 56 on page 109.

µs/V

IDD(LVD)

(4)

Not tested in production

LVD current consumption

VDD = 5V

220

µA

fCLKIN [MHz]

SUPPLY VOLTAGE [V]

2.0

3.0

3.5

4.0

4.5

5.0

FUNCTIONALITY

NOT GUARANTEED

IN THIS AREA

5.5

FUNCTIONALITY

GUARANTEED

IN THIS AREA

(UNLESS OTHERWISE

STATED IN THE

TABLES OF

PARAMETRIC DATA)

2.7

3.3

ST7LUS5 データシート(PDF) 93 Page - STMicroelectronics

ST7LUS5 データシート(HTML) 93 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

データシートダウンロード