データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7LUS5 データシート(PDF) 33 Page - STMicroelectronics

部品番号 ST7LUS5
部品情報  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 データシート(HTML) 33 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 29Page - STMicroelectronics ST7LUS5 Datasheet HTML 30Page - STMicroelectronics ST7LUS5 Datasheet HTML 31Page - STMicroelectronics ST7LUS5 Datasheet HTML 32Page - STMicroelectronics ST7LUS5 Datasheet HTML 33Page - STMicroelectronics ST7LUS5 Datasheet HTML 34Page - STMicroelectronics ST7LUS5 Datasheet HTML 35Page - STMicroelectronics ST7LUS5 Datasheet HTML 36Page - STMicroelectronics ST7LUS5 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
Supply, reset and clock management
33/124
6.3
Reset sequence manager (RSM)
6.3.1
Introduction
The reset sequence manager includes three RESET sources as shown in Figure 11:
External RESET source pulse
Internal LVD RESET (Low Voltage Detection)
Internal WATCHDOG RESET
Note:
A reset can also be triggered following the detection of an illegal opcode or prebyte code.
Refer to Figure 11.
These sources act on the RESET pin and it is always kept low during the delay phase.
The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory
map.
The basic RESET sequence consists of three phases as shown in Figure 10:
Active Phase depending on the RESET source
64 CPU clock cycle delay
RESET vector fetch
Caution:
When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is
not programmed. For this reason, it is recommended to keep the RESET pin in low state
until programming mode is entered, in order to avoid unwanted behavior.
The 64 CPU clock cycle delay allows the oscillator to stabilize and ensures that recovery
has taken place from the Reset state.
The RESET vector fetch phase duration is 2 clock cycles.
Figure 10.
RESET sequence phases
Figure 11.
Reset block diagram
1.
See Illegal opcode reset on page 87 for more details on illegal opcode reset conditions
RESET
ACTIVE PHASE
INTERNAL RESET
64 CLOCK CYCLES
FETCH
VECTOR
RESET
RON
VDD
INTERNAL
RESET
FILTER
PULSE
GENERATOR
LVD RESET
WATCHDOG RESET
ILLEGAL OPCODE RESET(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com