データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ST7LUS5 データシート(PDF) 61 Page - STMicroelectronics

部品番号 ST7LUS5
部品情報  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 データシート(HTML) 61 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 57Page - STMicroelectronics ST7LUS5 Datasheet HTML 58Page - STMicroelectronics ST7LUS5 Datasheet HTML 59Page - STMicroelectronics ST7LUS5 Datasheet HTML 60Page - STMicroelectronics ST7LUS5 Datasheet HTML 61Page - STMicroelectronics ST7LUS5 Datasheet HTML 62Page - STMicroelectronics ST7LUS5 Datasheet HTML 63Page - STMicroelectronics ST7LUS5 Datasheet HTML 64Page - STMicroelectronics ST7LUS5 Datasheet HTML 65Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
I/O ports
61/124
9.6
I/O port implementation
The hardware implementation on each I/O port depends on the settings in the DDR and OR
registers and specific feature of the I/O port such as ADC Input or true open drain.
Switching these I/O ports from one state to another should be done in a sequence that
prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 27.
Other transitions are potentially risky and should be avoided, since they are likely to present
unwanted side-effects such as spurious interrupt generation.
Figure 27.
Interrupt I/O port state transitions
The I/O port register configurations are summarized in the following table:
Note: After reset, to configure PA3 as a general purpose output, the application has to
program the MUXCR0 and MUXCR1 registers. See Section 6.4 on page 36.
Table 31.
Port configuration
Port
Pin name
Input (DDR=0)
Output (DDR=1)
OR = 0
OR = 1
OR = 0
OR = 1
Port A
PA0:2,
PA4:5
floating
pull-up interrupt
open drain
push-pull
PA3
-
-
open drain
push-pull
Table 32.
I/O port register map and reset values
Address (Hex.) Register label
7654
3210
0000h
PADR
Reset value
MSB
0000
000
LSB
0
0001h
PADDR
Reset value
MSB
0000
100
LSB
0
0002h
PAOR
Reset value
MSB
0000
001
LSB
0
01
floating/pull-up
interrupt
INPUT
00
floating
(reset state)
INPUT
10
open-drain
OUTPUT
11
push-pull
OUTPUT
XX = DDR, OR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com