EM6620WS27 datasheet(10/56 Pages) EMMICRO

10 / 56 page

EM6620

www.emmicroelectronic.com

4.3 Digital Watchdog Timer Reset

The Digital Watchdog is a simple, non-programmable, 2-bit timer, that counts on each rising edge of Ck1]. It

will generate a system reset if it is not periodically cleared. The watchdog timer function can be inhibited by

activating an inhibit digital watchdog bit (NoLogicWD) located in RegVLDCntl. At power up, and after any

system reset, the watchdog timer is activated.

If for any reason the CPU stops, then the watchdog timer can detect this situation and activate the system

reset signal. This function can be used to detect program overrun, endless loops, etc. For normal operation,

the watchdog timer must be reset periodically by software at least every 2.5 seconds (system clock = 32

KHz), or a system reset signal is generated.

The watchdog timer is reset by writing a ‘1’ to the WDReset bit in the timer. This resets the timer to zero and

timer operation restarts immediately. When a ‘0’ is written to WDReset there is no effect. The watchdog

timer operates also in the standby mode and thus, to avoid a system reset, standby should not be active for

more than 2.5 seconds.

From a System Reset state, the watchdog timer will become active after 3.5 seconds. However, if the

watchdog timer is influenced from other sources (i.e. prescaler reset), then it could become active after just

2.5 seconds. It is therefore recommended to use the Prescaler IRQHz1 interrupt to periodically reset the

watchdog every second.

It is possible to read the current status of the watchdog timer in RegSysCntl2. After watchdog reset, the

counting sequence is (on each rising edge of CK[1]) : ‘00’, ‘01’, ‘10’, ‘11’, {WDVal1 WDVal0}. When reaching

the ‘11’ state, the watchdog reset will be active within ½ second. The watchdog reset activates the system

reset which in turn resets the watchdog. If the watchdog is inhibited it’s timer is reset and therefore always

reads ‘0’.

Table 4.3.1 Watchdog timer register RegSysCntl2

Bit

Name

Reset

R/W

Description

WDReset

R/W

Reset the Watchdog

1 -> Resets the Logic Watchdog

0 -> no action

The Read value is always '0'

SleepEn

R/W

See Operating modes (sleep)

WDVal1

Watchdog timer data 1/4 ck[1]

WDVal0

Watchdog timer data 1/2 ck[1]

4.4 CPU State after Reset

Reset initializes the CPU as shown in Table 4.4.1 below.

Table 4.4.1 Initial CPU value after Reset.

Name

Bits

Symbol

Initial Value

Program counter 0

PC0

$000 (as a result of Jump 0)

Program counter 1

PC1

Undefined

Program counter 2

PC2

Undefined

Stack pointer

SP[0] selected

Index register

Undefined

Carry flag

Undefined

Zero flag

Undefined

Halt

HALT

Instruction register

Jump 0

Periphery registers

Reg.....

See peripheral memory map

EM6620WS27 データシート(PDF) 10 Page - EM Microelectronic - MARIN SA

EM6620WS27 データシート(HTML) 10 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

データシートダウンロード

リンク URL

EM6620WS27 データシート(PDF) 10 Page - EM Microelectronic - MARIN SA

EM6620WS27 データシート(HTML) 10 Page - EM Microelectronic - MARIN SA

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

データシート ダウンロード

リンク URL

データシートダウンロード