データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9397/PCB データシート(PDF) 23 Page - Analog Devices

部品番号 AD9397/PCB
部品情報  DVI Display Interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9397/PCB データシート(HTML) 23 Page - Analog Devices

Back Button AD9397/PCB Datasheet HTML 19Page - Analog Devices AD9397/PCB Datasheet HTML 20Page - Analog Devices AD9397/PCB Datasheet HTML 21Page - Analog Devices AD9397/PCB Datasheet HTML 22Page - Analog Devices AD9397/PCB Datasheet HTML 23Page - Analog Devices AD9397/PCB Datasheet HTML 24Page - Analog Devices AD9397/PCB Datasheet HTML 25Page - Analog Devices AD9397/PCB Datasheet HTML 26Page - Analog Devices AD9397/PCB Datasheet HTML 27Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 28 page
background image
AD9397
Rev. 0 | Page 23 of 28
2-WIRE SERIAL CONTROL PORT
DATA TRANSFER VIA SERIAL INTERFACE
For each byte of data read or written, the MSB is the first bit of
the sequence.
A 2-wire serial interface control interface is provided in the
AD9397. Up to two AD9397 devices can be connected to the
2-wire serial interface, with a unique address for each device.
If the AD9397 does not acknowledge the master device during a
write sequence, the SDA remains high so the master can gener-
ate a stop signal. If the master device does not acknowledge the
AD9397 during a read sequence, the AD9397 interprets this as
the end of data. The SDA remains high, so the master can
generate a stop signal.
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
To write data to specific control registers of the AD9397, the
8-bit address of the control register of interest must be written
after the slave address has been established. This control register
address is the base address for subsequent write operations. The
base address auto-increments by 1 for each byte of data written
after the data byte intended for the base address. If more bytes
are transferred than there are available addresses, the address
does not increment and remains at its maximum value. Any
base address higher than the maximum value does not produce
an acknowledge signal.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
There are six components to serial bus operation:
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Data are read from the control registers of the AD9397 in a
similar manner. Reading requires two data transfer operations:
Stop signal
The base address must be written with the R/W bit of the
slave address byte low to set up a sequential read
operation.
Acknowledge (Ack)
When the serial interface is inactive (SCL and SDA are high),
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slave devices that a data transfer sequence
is coming.
Reading (the R/W bit of the slave address byte high) begins
at the previously established base address. The address of
the read register auto-increments after each byte is
transferred.
The first 8 bits of data transferred after a start signal comprise a
7-bit slave address (the first 7 bits) and a single R/W bit (the
eighth bit). The R/W bit indicates the direction of data transfer,
read from (1) or write to (0) the slave device. If the transmitted
slave address matches the address of the device (set by the state
of the SA0 input pin as shown in Table 15), the AD9397
acknowledges by bringing SDA low on the 9th SCL pulse. If the
addresses do not match, the AD9397 does not acknowledge.
To terminate a read/write sequence to the AD9397, a stop signal
must be sent. A stop signal comprises a low-to-high transition
of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first genera-
ting a stop signal to terminate the current communication. This
is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
Table 15. Serial Port Addresses
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
A6 (MSB)
A5
A4
A3
A2
A1
A0
1
0
0
1
1
0
0
SDA
SCL
tBUFF
tSTAH
tDHO
tDSU
tDAL
tDAH
tSTASU
tSTOSU
Figure 7. Serial Port Read/Write Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com