データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9882A/PCB データシート(PDF) 34 Page - Analog Devices

部品番号 AD9882A/PCB
部品情報  Dual Interface for Flat Panel Displays
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9882A/PCB データシート(HTML) 34 Page - Analog Devices

Back Button AD9882A/PCB Datasheet HTML 30Page - Analog Devices AD9882A/PCB Datasheet HTML 31Page - Analog Devices AD9882A/PCB Datasheet HTML 32Page - Analog Devices AD9882A/PCB Datasheet HTML 33Page - Analog Devices AD9882A/PCB Datasheet HTML 34Page - Analog Devices AD9882A/PCB Datasheet HTML 35Page - Analog Devices AD9882A/PCB Datasheet HTML 36Page - Analog Devices AD9882A/PCB Datasheet HTML 37Page - Analog Devices AD9882A/PCB Datasheet HTML 38Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 40 page
background image
AD9882A
Rev. 0 | Page 34 of 40
Serial Interface Read/Write Examples
Example 1. Write to one control register
Start signal
Slave address byte (R/W bit = LOW)
Base address byte
Data byte to base address
Stop signal
Example 2. Write to four consecutive control registers
Start signal
Slave address byte (R/W bit = LOW)
Base address byte
Data byte to base address
Data byte to (base address + 1)
Data byte to (base address + 2)
Data byte to (base address + 3)
Stop signal
Example 3. Read from one control register
Start signal
Slave address byte (R/W bit = LOW)
Base address byte
Start signal
Slave address byte (R/W bit = HIGH)
Data byte from base address
Stop signal
Example 4. Read from four consecutive control registers
Start signal
Slave address byte (R/W bit = LOW)
Base address byte
Start signal
Slave address byte (R/W bit = HIGH)
Data byte from base address
Data byte from (base address + 1)
Data byte from (base address + 2)
Data byte from (base address + 3)
Stop signal
Table 53. Control of the Sync Block Muxes via the Serial Register
Mux Number(s)
Serial Bus Control Bit
Control Bit State
Result
1 and 2
0x10: Bit 3
0
Pass Hsync
1
Pass sync-on-green
3
0x10: Bit 0
0
Pass Vsync
1
Pass sync separator signal
4, 5, and 6
0x0F: Bit 1
0
Pass analog interface signals
1
Pass digital interface signals



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com