AD9882ASLASHPCB datasheet(24/40 Pages) AD

24 / 40 page

AD9882A

Rev. 0 | Page 24 of 40

Hexadecimal

Address

Read and

Write or

Read Only

Bit

Default

Value

Function

***0 ****

Active Hsync

Override

0 = No override.

1 = User overrides, analog Hsync set by 0x10, Bit 3.

**** 0***

Active Hsync

Select

0 = Analog Hsync from the Hsync input pin.

1 = Analog Hsync from SOG. This bit is used if Register 0x10, Bit 4

is set to 1 or if both syncs are active.

**** *0**

Output Vsync

Polarity

0 = Invert.

1 = Not inverted.

**** **0*

Active Vsync

Override

0 = No override.

1 = User overrides, analog Vsync set by 0x10, Bit 0.

**** ***0

Active Vsync

Select

0 = Analog Vsync from the Vsync input pin.

1 = Analog Vsync from sync separator.

0x11

R/W

0*** ****

Clamp Function

0 = Clamping with internal clamp.

1 = Clamping disabled.

*0** ****

Red Clamp Select

0 = Clamp to ground.

1 = Clamp to midscale for red channel.

**0* ****

Green Clamp

Select

0 = Clamp to ground.

1 = Clamp to midscale for green channel.

***0 ****

Blue Clamp Select

0 = Clamp to ground.

1 = Clamp to midscale for blue channel.

**** 1***

Coast Select

0 = Disabled coast.

1 = Coasting with internally generated coast signal.

**** *0**

Coast Polarity

Override

0 = Coast polarity determined by the chip.

1 = Coast polarity set by 0x11, Bit 1. This bit must be set to 1 to

disable coast.

**** **1*

Input Coast

Polarity

0 = Active low coast signal.

1 = Active high coast signal. This bit must be set to 1 to disable

coast.

0x12

R/W

7–0

0000 0000

Precoast

Number of Hsync periods that coast goes active prior to Vsync.

0x13

R/W

7–0

0000 0000

Postcoast

Number of Hsync periods before coast goes inactive following

Vsync.

0x14

R/W

7–6

11** ****

Output Drive

Select

Selects among high, medium, and low output drive strength.

**1* ****

Programmable

Bandwidth

0 = Low bandwidth of 10 MHz.

1 = High bandwidth of 300 MHz.

***0 ****

DVI Clock Invert

0 = DVI data clock output not inverted.

1 = DVI data clock output inverted.

For digital interface only.

**** 0***

DVI PDO Three-

State

0 = Normal outputs.

1 = High impedance outputs.

**** *0**

HDCP Address

Address Bit 0 = 0 for HDCP slave port.

Address Bit 1 = 1 for HDCP slave port.

**** **1*

Power-Down

0 = Full chip power-down.

**** ***0

Enable 4:2:2

0 = 4:4:4 mode.

1 = 4:2:2 mode.

0x15

Analog Hsync

Active

0 = Hsync not detected.

1 = Hsync detected.

Analog SOG

Active

0 = Sync signal not detected on green channel.

1 = Sync signal detected on green channel.

Analog Vsync

Active

0 = Vsync not detected.

1 = Vsync detected.

DVI Active

0 = Digital interface clock not detected.

1 = Digital interface clock detected.

Active Interface

0 = Analog interface active.

1 = DVI interface active.

AD9882A/PCB データシート(PDF) 24 Page - Analog Devices

AD9882A/PCB データシート(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

データシートダウンロード

リンク URL

AD9882A/PCB データシート(PDF) 24 Page - Analog Devices

AD9882A/PCB データシート(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

データシート ダウンロード

リンク URL

データシートダウンロード