データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

PC7447AMGH1000LB データシート(PDF) 27 Page - ATMEL Corporation

部品番号 PC7447AMGH1000LB
部品情報  PowerPC RISC microprocessor
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

PC7447AMGH1000LB データシート(HTML) 27 Page - ATMEL Corporation

Back Button PC7447AMGH1000LB Datasheet HTML 23Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 24Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 25Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 26Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 27Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 28Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 29Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 30Page - ATMEL Corporation PC7447AMGH1000LB Datasheet HTML 31Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 44 page
background image
27
5387B–HIREL–07/05
PC7447A [Preliminary]
Table 9-3.
Processor Bus AC Timing Specifications
(1) (at Recommended Operating Conditions, see Table 6-2 on page
10.)
Symbol(2)
Parameter
All Speed Grades
Unit
Min
Max
t
AVKH
tDVKH
tIVKH
tMVKH
(8)
Input setup times:
A[0:35], AP[0:4]
D[0:63], DP[0:7]
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,
TT[0:3], QACK, TA, TBEN, TEA, TS,
EXT_QUAL, PMON_IN, SHD[0:1],
BMODE[0:1], BVSEL
1.8
1.8
1.8
1.8
–
–
–
–
ns
tAXKH
t
DXKH
tIXKH
tMXKH
(8)
Input hold times:
A[0:35], AP[0:4]
D[0:63], DP[0:7]
AACK, ARTRY, BG, CKSTP_IN, DBG, DTI[0:3], GBL,
TT[0:3], QACK, TA, TBEN, TEA, TS, EXT_QUAL,
PMON_IN, SHD[0:1]
BMODE[0:1], BVSEL
0
0
0
0
–
–
–
–
ns
tKHAV
t
KHDV
tKHOV
Output valid times:
A[0:35], AP[0:4]
D[0:63], DP[0:7]
AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],
GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],
TS, SHD[0:1], WT
–
–
–
2
2
2
ns
t
KHAX
t
KHDX
tKHOX
Output hold times:
A[0:35], AP[0:4]
D[0:63], DP[0:7]
AACK, ARTRY, BR, CI, CKSTP_IN, DRDY, DTI[0:3],
GBL, HIT, PMON_OUT, QREQ, TBST, TSIZ[0:2], TT[0:3],
TS, SHD[0:1], WT
0.5
0.5
0.5
–
–
–
ns
tKHOE
(5)
SYSCLK to output enable
0.5
–
ns
tKHOZ
(5)
SYSCLK to output high impedance (all except TS, ARTRY, SHD0,
SHD1)
–3.5
ns
tKHTSPZ
(3)(4)(5)
SYSCLK to TS high impedance after precharge
–
1
tSYSCLK
t
KHARP
(3)(5)(6)(7)
Maximum delay to ARTRY/SHD0/SHD1 precharge
–
1
t
SYSCLK
t
KHARPZ
(3)(5)(6)(7)
SYSCLK to ARTRY/SHD0/SHD1 high impedance after precharge
–
2
t
SYSCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com