データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

Preview PDF HTML

WM8772SEDS/V データシート(PDF) 53 Page - Wolfson Microelectronics plc

部品番号 WM8772SEDS/V
部品情報  24-bit, 192kHz 6-Channel Codec with Volume Control
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  WOLFSON [Wolfson Microelectronics plc]
ホームページ  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8772SEDS/V データシート(HTML) 53 Page - Wolfson Microelectronics plc

Back Button WM8772SEDS/V Datasheet HTML 49Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 50Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 51Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 52Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 53Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 54Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 55Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 56Page - Wolfson Microelectronics plc WM8772SEDS/V Datasheet HTML 57Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 73 page
background image
Production Data
WM8772EFT – 32 LEAD TQFP
w
PD Rev 4.2 October 2005
53
LEFT JUSTIFIED MODE
In left justified mode, the MSB of DIN1/2/3 is sampled by the WM8772EFT on the first rising edge of
DACBCLK following a DACLRC transition. The MSB of the ADC data is output on DOUT and
changes on the same falling edge of ADCBCLK as ADCLRC and may be sampled on the rising edge
of ADCBCLK. ADCLRC and DACLRC are high during the left samples and low during the right
samples (Figure 47).
LEFT CHANNEL
RIGHT CHANNEL
DACLRC/
ADCLRC
DACBCLK/
ADCBCLK
DIN1/2/3/
DOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 47 Left Justified Mode Timing Diagram
RIGHT JUSTIFIED MODE
In right justified mode, the LSB of DIN1/2/3 is sampled by the WM8772EFT on the
rising edge of DACBCLK preceding a DACLRC transition. The LSB of the ADC data is
output on DOUT and changes on the falling edge of ADCBCLK preceding a ADCLRC
transition and may be sampled on the rising edge of ADCBCLK. ADCLRC and DACLRC
are high during the left samples and low during the right samples (
Figure 48).
LEFT CHANNEL
RIGHT CHANNEL
DACLRC/
ADCLRC
DACBCLK/
ADCBCLK
DIN1/2/3/
DOUT
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 48 Right Justified Mode Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか？  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com