WM8772SEDSSLASHV datasheet(65/73 Pages) WOLFSON

65 / 73 page

Production Data

WM8772EFT – 32 LEAD TQFP

PD Rev 4.2 October 2005

MASTER MODE ADCLRC FREQUENCY SELECT

In Master mode the WM8772EFT generates ADCLRC and ADCBCLK. These clocks are derived

from the master clock and the ratio of ADCMCLK to ADCLRC is set by ADCRATE.

BIT

LABEL

DEFAULT

DESCRIPTION

0001011

ADCLRC and ADCBCLK

Frequency Select

7:5

ADCRATE [2:0]

010

Master Mode

ADCMCLK:ADCLRC Ratio

Select:

010: 256fs

011: 384fs

100: 512fs

101: 768fs

ADC OVERSAMPLING RATE SELECT

For ADC operation at 96kHz it is recommended that the user set the ADCOSR bit. This changes the

ADC signal processing oversample rate to 64fs. The 64fs oversampling rate is only available in

modes were a 96KHz rate is supported, i.e. 256fs or 384fs. In all other modes the ADC will stay in a

128fs oversampling rate irrespective of what this bit is set to.

BIT

LABEL

DEFAULT

DESCRIPTION

0001011

ADC Oversampling Rate

ADCOSR

ADC Oversampling Rate Select

0: 128x oversampling

1: 64x oversampling

ADC HIGHPASS FILTER DISABLE

The ADC digital filters contain a digital highpass filter. This defaults to enabled and can be disabled

using software control bit ADCHPD.

BIT

LABEL

DEFAULT

DESCRIPTION

0001100

ADC Control

ADCHPD

ADC Highpass Filter Disable:

0: Highpass filter enabled

1: Highpass filter disabled

In left justified, right justified or I

2S modes, the ADCLRP register bit controls the polarity of ADCLRC.

If this bit is set high, the expected polarity of ADCLRC will be the opposite of that shown in Figure

47, Figure 48, and Figure 49. Note that if this feature is used as a means of swapping the left and

right channels, a 1 sample phase difference will be introduced. In DSP modes, the ADCLRP register

bit is used to select between modes A and B.

BIT

LABEL

DEFAULT

DESCRIPTION

In Left/Right/I

2S Modes:

ADCLRC Polarity (normal)

0: normal DACLRC polarity

1: inverted DACLRC polarity

0001100

Interface Control

ADCLRP

In DSP Mode:

0: DSP mode A

1: DSP mode B

By default, DACLRC and DOUT are sampled on the rising edge of ADCBCLK and should ideally

change on the falling edge. Data sources that change ADCLRC and DOUT on the rising edge of

ADCBCLK can be supported by setting the ADCBCP register bit. Setting ADCBCP to 1 inverts the

polarity of ADCBCLK to the inverse of that shown in Figure 47 to Figure 57.

WM8772SEDS/V データシート(PDF) 65 Page - Wolfson Microelectronics plc

WM8772SEDS/V データシート(HTML) 65 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

データシートダウンロード

リンク URL

WM8772SEDS/V データシート(PDF) 65 Page - Wolfson Microelectronics plc

WM8772SEDS/V データシート(HTML) 65 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

データシート ダウンロード

リンク URL

データシートダウンロード