 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
WM8772SEDS/V データシート(PDF) 63 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8772SEDS/V データシート(HTML) 63 Page - Wolfson Microelectronics plc |
|
|
63 / 73 page  Production Data WM8772EFT – 32 LEAD TQFP w PD Rev 4.2 October 2005 63 POWERDOWN MODE AND ADC/DAC DISABLE Setting the PDWN register bit immediately powers down the DAC’s on the WM8772EFT, overriding the DACD powerdown bits control bits. All trace of the previous input samples are removed, but all control register settings are preserved. When PDWN is cleared the digital filters will be reinitialised REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0000010 Powerdown Control 2 PDWN 0 Power Down all DAC’s Select: 0: All DAC’s enabled 1: All DAC’s disabled The ADC and DACs may also be powered down individually by setting the ADCPD and DACPD disable bits. Setting ADCD will disable the ADC and select a low power mode. The ADC digital filters will be reset and will reinitialise when ADCPD is unset. Each Stereo DAC channel has a separate disable DACPD[2:0]. Setting DACPD for a channel will disable the DACs and select a low power mode. Resetting DACD will reinitialise the digital filters. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0 ADCPD 0 ADC Disable: 0: Active 1: Disable 0001010 Powerdown Control 3:1 DACPD [2:0] 000 DAC Disable DACPD [2:0] DAC CHANNEL 1 DAC CHANNEL 2 DAC CHANNEL 3 000 Active Active Active 001 DISABLE Active Active 010 Active DISABLE Active 011 DISABLE DISABLE Active 100 Active Active DISABLE 101 DISABLE Active DISABLE 110 Active DISABLE DISABLE 111 DISABLE DISABLE DISABLE MASTER POWERDOWN This control bit powers down the references for the whole chop. Therefore for complete powerdown, both the ADC and DACs should be powered down first before setting this bit. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0001010 Interface Control 4 PWRDNALL 0 Master Power Down Bit: 0: Not powered down 1: Powered down DAC MASTER MODE SELECT Control bit DACMS selects between audio interface Master and Slave Modes. In Master mode DACLRC and DACBCLK are outputs and are generated by the WM8772EFT. In Slave mode DACCLRC, DACLRC and DACBCLK are inputs to WM8772EFT. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 0001010 Interface Control 5 DACMS 0 DAC Audio Interface Master/Slave Mode Select: 0: Slave Mode 1: Master Mode |
|
リンク URL |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | データシートへのリンク | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
