データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MPC8309CVMADDC データシート(PDF) 38 Page - NXP Semiconductors

部品番号 MPC8309CVMADDC
部品情報  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8309CVMADDC データシート(HTML) 38 Page - NXP Semiconductors

Back Button MPC8309CVMADDC Datasheet HTML 34Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 35Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 36Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 37Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 38Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 39Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 40Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 41Page - NXP Semiconductors MPC8309CVMADDC Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
38
Freescale Semiconductor
DUART
13 DUART
This section describes the DC and AC electrical specifications for the DUART interface of the MPC8309.
13.1
DUART DC Electrical Characteristics
The following table provides the DC electrical characteristics for the DUART interface of the MPC8309.
13.2
DUART AC Electrical Specifications
The following table provides the AC timing parameters for the DUART interface of the MPC8309.
Table 37. DUART DC Electrical Characteristics
Parameter
Symbol
Min
Max
Unit
High-level input voltage
VIH
2OVDD +0.3
V
Low-level input voltage OVDD
VIL
–0.3
0.8
V
High-level output voltage, IOH = –100 AVOH
OVDD –0.2
V
Low-level output voltage, IOL = 100 AVOL
—0.2
V
Input current (0 V
VIN OVDD)1
IIN
—±5
A
Note:
1. Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.
Table 38. DUART AC Timing Specifications
Parameter
Value
Unit
Note
Minimum baud rate
256
baud
Maximum baud rate
>1,000,000
baud
1
Oversample rate
16
2
Notes:
1. Actual attainable baud rate is limited by the latency of interrupt processing.
2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are
sampled each 16th sample.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com