RMLD232UAW datasheet(5/50 Pages) EMLSI

5 / 50 page

Rev 0.7

64Mb Low Power DDR SDRAM

Advanced

NOTE :

1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.

-Apply VDD before or at the same time as VDDQ.

2. Maintain stable power, stable clock and NOP input condition for a minimum of 200 .

3. Issue precharge commands for all banks of the devices.

4. Issue 2 or more auto-refresh commands.

5. Issue a mode register set command to initialize the mode register.

6. Issue a extended mode register set command to define PASR or DS operating type of the device after normal MRS.

EMRS cycle is not mandatory and the EMRS command needs to be issued only when either PASR or DS is used.

The default state without EMRS command issued is half driver strength, and Full array refreshed.

The device is now ready for the operation selected by EMRS.

For operating with PASR or DS, set PASR of DS mode in EMRS setting stage.

In order to adjust another mode in the state of PASR or DS mode, additional EMRS set is required but power up sequence is not

needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.

1 5

Hi-Z

High

CKE

RAS

CAS

ADDR

BA0

BA1

A10/AP

DQS

tRP

tARFC

Precharge

tARFC

(All Bank)

Auto

Normal

MRS

Refresh

Auto

Refresh

Extended

Row Active

(A-Bank)

MRS

Key

RAa

Hi-Z

Power Up Sequence for Low Power DDR SDRAM

: Don’t Care

RMLD232UAW データシート(PDF) 5 Page - Emerging Memory & Logic Solutions Inc

RMLD232UAW データシート(HTML) 5 Page - Emerging Memory & Logic Solutions Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

データシートダウンロード