データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STW4811MBRAT/HF データシート(PDF) 19 Page - STMicroelectronics

部品番号 STW4811MBRAT/HF
部品情報  Power management for multimedia processors
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW4811MBRAT/HF データシート(HTML) 19 Page - STMicroelectronics

Back Button STW4811MBRAT/HF Datasheet HTML 15Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 16Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 17Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 18Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 19Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 20Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 21Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 22Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 85 page
background image
STw4811M/STw4811N
Functional description
CD00131784
19/85
4.2.2
POWER OFF / VDDOK
In case of VDDOK falling edge due to under voltage on VCORE or VIO_VMEM
detection, or ‘it_twarn’ bit set to “1” (
Table 18); the multimedia processor is then reset
(PORn low during a minimum time of 333 µs) and restarted with no time-out. (see
Figure 5). In case of VDDOK falling edge because PWREN balls equals “0”, there is no
reset (PORn still high).
In case of PON falling edge (STw4811 switched off from modem); the multimedia
processor is also reset with no time-out. We consider that clean switch off between
modem and multimedia processor is done by software directly.
Figure 5.
VDDOK block diagram
4.2.3
Sleep mode
STw4811 goes into sleep mode by different ways. Whether VCORE, VIO_VMEM and VAUX
are programmed to sleep mode or not is indicated in
Table 26 and Table 27.
Taking in account the bit programming from
Table 26 and Table 27, sleep mode is
summarized with the following formula:
SLEEP = (‘vxxx_sleep’ x PWREN) + (‘vxxx_force_sleep’) = 1
(vxxx = vcore or vio_vmem or vaux)
Note:
The configuration vxxx_sleep = 0 (device in active mode) and vxxx_force_sleep = 1 (device
in sleep mode, but no priority level on this bit) is forbidden.
If the master clock is used in high power mode when switching to sleep mode, the following
features are not available:
Bit 1 (vcore_sleep) and bit 2 (vio_vmem_sleep) in power control register address
9 must be at high level
(VIO_VMEM and VCORE cannot remain in high power mode)
USB charge pump is not available in sleep mode: bit 5 in USB control register
address 07h must be set
Digital block
&
VDDOK
it_twarn
Reg status
register reset after
read operation
or PON falling edge
or PORN_VBAT.
mask_twarn
PWREN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com