データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STW4811MBRAT/HF データシート(PDF) 42 Page - STMicroelectronics

部品番号 STW4811MBRAT/HF
部品情報  Power management for multimedia processors
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW4811MBRAT/HF データシート(HTML) 42 Page - STMicroelectronics

Back Button STW4811MBRAT/HF Datasheet HTML 38Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 39Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 40Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 41Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 42Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 43Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 44Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 45Page - STMicroelectronics STW4811MBRAT/HF Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 85 page
background image
Functional description
STw4811M/STw4811N
42/85
CD00131784
Main features
Fixed 1.8 V output voltage
Two power domains:
‘High power mode’ when multimedia processor is in run mode - 600 mA full load
‘Low current mode’ when multimedia processor is in sleep mode, 5 mA current
capability.
Fast switching from low current to high power mode.
The regulator is in ‘low current mode’ when multimedia processor is in sleep
mode. PWREN signal indicates that the multimedia processor is about to switch to
run mode. VDDOK signal indicates to the multimedia processor that all supplies
are in the specified range.
Note:
The definition of sleep mode is given in 4.2.3: Sleep mode section.
Soft start circuitry at start up, from power off to high power mode, when PON ball
changes from “0” to “1”.
4.3.4
VPLL
This LDO is dedicated to the multimedia processor PLL (1.05, 1.2, 1.3, 1.8 V) power supply
with 10 mA max full load (
power control registers - Table 23 and Table 24).
Main features
Programmable output voltage, ‘vpll_sel[1:0]’ bits of
power control register - Table 23
and
Table 24)
Two power domains:
‘High power mode’ 10 mA full load
‘Power down mode’ or ‘standby mode’ when regulators are switched off and there
is no power consumption (‘en_vpll’ bit of
power control register - Table 24)
Soft start circuitry at start up, from power off to high power mode, when PON ball
changes from “0” to “1”.
4.3.5
VANA
This LDO is dedicated to the multimedia processor analog function (2.5 V) power supply
with 10 mA full load.
Main features:
2.5 V output voltage,
Two power domains
‘High power mode’ 10 mA full load
‘Power down mode’ or ‘standby mode’ when regulators are switched off and there
is no power consumption (‘en_vana’ bit of
power control register - Table 25),



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


データシート ダウンロード

Go To PDF Page


リンク URL



ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   データシートへのリンク    |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com